- 您现在的位置：买卖IC网 > PDF目录16067 > IPR-POSPHY4 (Altera)IP POS-PHY L4 RENEW PDF资料下载
参数资料
| 型号： | IPR-POSPHY4 |
| 厂商： | Altera |
| 文件页数： | 76/144页 |
| 文件大小： | 0K |
| 描述： | IP POS-PHY L4 RENEW |
| 标准包装： | 1 |
| 系列： | * |
| 类型： | MegaCore |
| 功能： | POS-PHY 4 级接口，链路层/物理层 |
| 许可证： | 续用许可证 |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页第63页第64页第65页第66页第67页第68页第69页第70页第71页第72页第73页第74页第75页当前第76页第77页第78页第79页第80页第81页第82页第83页第84页第85页第86页第87页第88页第89页第90页第91页第92页第93页第94页第95页第96页第97页第98页第99页第100页第101页第102页第103页第104页第105页第106页第107页第108页第109页第110页第111页第112页第113页第114页第115页第116页第117页第118页第119页第120页第121页第122页第123页第124页第125页第126页第127页第128页第129页第130页第131页第132页第133页第134页第135页第136页第137页第138页第139页第140页第141页第142页第143页第144页
5–4
Chapter 5: Functional Description—Transmitter
Block Description
Whenever a port is not selected, or exhausts its credit-counter register, the contents of
the next-credits holding register are loaded into the credit-counter register, and the
next-credits register is cleared. The next-credits register remains at zero until the next
status update is received.
As data is transmitted for a selected port, the credit-counter register is decreased. If
the credit counter ever has insufficient credits for an entire burst unit size transfer, the
scheduler switches to another port. This port cannot send again until the credits-
counter register is reloaded with the contents of the next-credits holding register.
Therefore, the MaxBurst1 and MaxBurst2 values must be greater than or equal to the
burst unit size value.
If the buffer runs out of data before the credit-counter register reaches zero, the
scheduler switches to another port. The leftover credits remain available until a new
status message causes the credit counter to be overwritten with fresh credits. The port
may be selected again before the next status update if the buffers fill again.
Both the next-credits and credits-counter tables are cleared when a loss of status sync
(LOSS) occurs, resuming to normal behavior when the LOSS is cleared.
The scheduler normally switches when the credits are exhausted or the port runs out
of data. If the scheduler switch on EOP feature is turned on, the scheduler also
switches to another port when an EOP is sent.
Data Processor (tx_data_proc)
The data processor consists of two sub-blocks.
Atlantic Conversion
This block packs the data from the Atlantic interface into SPI-4.2 format.
Normally, this block enables data to be transferred from the transmit scheduler to the
Atlantic FIFO buffer. If ignore backpressure is disabled, a satisfied status for any port
causes the enable to drop at the next burst unit size boundary and data is not
1
The MegaCore function cannot force insertion of control words except when the
address changes or there is insufficient data to send, regardless of the buffer type.
Control Word Insertion, DIP-4, and Training Pattern Insertion
This block inserts control words into the data path, and performs DIP-4 calculation
and insertion.
An EOP-abort condition can be generated on the SPI-4.2 interface by asserting
aN_atxerr with a valid aN_atxeop on the Atlantic interface. This condition is the only
one for which the EOP-abort bit is set in the transmitted control word.
This block also inserts the training pattern at the interval defined by the Maximum
Training Sequence Interval parameter (MaxT). If the status channel is receiving a
continuous framing pattern on the status channel, the MegaCore function sends
training patterns continuously.
POS-PHY Level 4 MegaCore Function User Guide
May 2013 Altera Corporation
相关PDF资料 |
PDF描述 |
|---|---|
| MAX6337US20D3+T | IC MPU/RESET CIRC 2.00V SOT143-4 |
| M3CWK-3436R | IDC CABLE - MKC34K/MC34M/MPL34K |
| M3AWK-3436R | IDC CABLE - MSC34K/MC34M/MPL34K |
| M3CKK-3436R | IDC CABLE - MKC34K/MC34M/MPK34K |
| M3AKK-3436R | IDC CABLE - MSC34K/MC34M/MPK34K |
相关代理商/技术参数 |
参数描述 |
|---|---|
| IPR-QDRII/UNI | 功能描述:开发软件 QDRII SRAM Control MegaCore RENEWAL RoHS:否 制造商:Atollic Inc. 产品:Compilers/Debuggers 用于:ARM7, ARM9, Cortex-A, Cortex-M, Cortex-R Processors |
| IPR-RAPIDIOII | 功能描述:开发软件 RapidIO 1x/2x/4x MegaCore RENEWAL RoHS:否 制造商:Atollic Inc. 产品:Compilers/Debuggers 用于:ARM7, ARM9, Cortex-A, Cortex-M, Cortex-R Processors |
| IPR-RIOPHY | 功能描述:开发软件 RapidIO MegaCore RENEWAL RoHS:否 制造商:Atollic Inc. 产品:Compilers/Debuggers 用于:ARM7, ARM9, Cortex-A, Cortex-M, Cortex-R Processors |
| IPR-RLDII/UNI | 功能描述:开发软件 RLDRAM II Controller MegaCore RENEWAL RoHS:否 制造商:Atollic Inc. 产品:Compilers/Debuggers 用于:ARM7, ARM9, Cortex-A, Cortex-M, Cortex-R Processors |
| IPR-RLDRAMII | 功能描述:开发软件 RLDRAM II Controller MegaCore RENEWAL RoHS:否 制造商:Atollic Inc. 产品:Compilers/Debuggers 用于:ARM7, ARM9, Cortex-A, Cortex-M, Cortex-R Processors |
发布紧急采购，3分钟左右您将得到回复。