参数资料
型号: IPR-POSPHY4
厂商: Altera
文件页数: 61/144页
文件大小: 0K
描述: IP POS-PHY L4 RENEW
标准包装: 1
系列: *
类型: MegaCore
功能: POS-PHY 4 级接口,链路层/物理层
许可证: 续用许可证
Chapter 4: Functional Description—Receiver
Error Flagging and Handling
Table 4–4. Atlantic Error Handling (Part 2 of 2)
4–21
Error
Condition
Response
Atlantic buffer overflow
The Atlantic FIFO buffer error
checker block also handles
overflows
( err_ry_fifo_oflwN is
asserted).
If a packet is open when an
overflow occurs, the open
packet is closed and all
subsequent data associated
with that address is ignored
until an EOP associated with
that address is received.
Assert the err_ry_fifo_oflwN flag until the
FIFO buffer is flushed.
Any open packets are truncated with EOP and
ERR signal. If the last successful write
immediately before the overflow was an EOP, then
truncation is not necessary.
All further writes to the FIFO buffer are discarded
and ignored.
The FIFO buffer is drained (due to the assurance
that an EOP is in the FIFO buffer). Draining is
accomplished by the Atlantic sink logic (user
logic) as it continues to read data from the FIFO
buffer. Complete packets already written to the
FIFO buffer before the overflow occurred are not
corrupted and can be safely read.
Once the FIFO buffer is empty, the
err_ry_fifo_oflwN is deasserted (low). Writes
to the FIFO buffer are ignored until a SOP is
received on that port.
Assert stat_aN_fifo_emptyN for each Atlantic
Atlantic buffer underflow
FIFO buffer.
No loss of data if Atlantic compliant.
The Atlantic FIFO buffer error checker block checks for missing SOP and EOP
markers, for each port. If these markers are found to be missing, their respective
err_ry_msopN and err_ry_meopN signals are asserted (high). These signals remain
high for one rxsys_clk cycle. These error conditions do not correlate directly—in
terms of latency—to the data going into, or coming out of, the FIFO buffer.
1
Altera recommends that you assert the ctl_ax_fifo_eopdav signal with the error
checker to ensure the buffer is emptied in the event of an overflow.
May 2013
Altera Corporation
POS-PHY Level 4 MegaCore Function User Guide
相关PDF资料
PDF描述
MAX6337US20D3+T IC MPU/RESET CIRC 2.00V SOT143-4
M3CWK-3436R IDC CABLE - MKC34K/MC34M/MPL34K
M3AWK-3436R IDC CABLE - MSC34K/MC34M/MPL34K
M3CKK-3436R IDC CABLE - MKC34K/MC34M/MPK34K
M3AKK-3436R IDC CABLE - MSC34K/MC34M/MPK34K
相关代理商/技术参数
参数描述
IPR-QDRII/UNI 功能描述:开发软件 QDRII SRAM Control MegaCore RENEWAL RoHS:否 制造商:Atollic Inc. 产品:Compilers/Debuggers 用于:ARM7, ARM9, Cortex-A, Cortex-M, Cortex-R Processors
IPR-RAPIDIOII 功能描述:开发软件 RapidIO 1x/2x/4x MegaCore RENEWAL RoHS:否 制造商:Atollic Inc. 产品:Compilers/Debuggers 用于:ARM7, ARM9, Cortex-A, Cortex-M, Cortex-R Processors
IPR-RIOPHY 功能描述:开发软件 RapidIO MegaCore RENEWAL RoHS:否 制造商:Atollic Inc. 产品:Compilers/Debuggers 用于:ARM7, ARM9, Cortex-A, Cortex-M, Cortex-R Processors
IPR-RLDII/UNI 功能描述:开发软件 RLDRAM II Controller MegaCore RENEWAL RoHS:否 制造商:Atollic Inc. 产品:Compilers/Debuggers 用于:ARM7, ARM9, Cortex-A, Cortex-M, Cortex-R Processors
IPR-RLDRAMII 功能描述:开发软件 RLDRAM II Controller MegaCore RENEWAL RoHS:否 制造商:Atollic Inc. 产品:Compilers/Debuggers 用于:ARM7, ARM9, Cortex-A, Cortex-M, Cortex-R Processors