- 您现在的位置：买卖IC网 > PDF目录16067 > IPR-POSPHY4 (Altera)IP POS-PHY L4 RENEW PDF资料下载
参数资料
| 型号： | IPR-POSPHY4 |
| 厂商： | Altera |
| 文件页数： | 57/144页 |
| 文件大小： | 0K |
| 描述： | IP POS-PHY L4 RENEW |
| 标准包装： | 1 |
| 系列： | * |
| 类型： | MegaCore |
| 功能： | POS-PHY 4 级接口，链路层/物理层 |
| 许可证： | 续用许可证 |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页当前第57页第58页第59页第60页第61页第62页第63页第64页第65页第66页第67页第68页第69页第70页第71页第72页第73页第74页第75页第76页第77页第78页第79页第80页第81页第82页第83页第84页第85页第86页第87页第88页第89页第90页第91页第92页第93页第94页第95页第96页第97页第98页第99页第100页第101页第102页第103页第104页第105页第106页第107页第108页第109页第110页第111页第112页第113页第114页第115页第116页第117页第118页第119页第120页第121页第122页第123页第124页第125页第126页第127页第128页第129页第130页第131页第132页第133页第134页第135页第136页第137页第138页第139页第140页第141页第142页第143页第144页
Chapter 4: Functional Description—Receiver
4–17
Error Flagging and Handling
After the optional channel aligner, the training pattern is treated as IDLE s and
discarded. The training pattern has no internal function because the data entering the
MegaCore function is already byte aligned.
A status flag, stat_rd_tp_flag , is also provided. This flag pulses high for one clock
cycle at the end of the training pattern to indicate that a correct training pattern has
been detected. This flag pulses once for every occurrence of 10 (repeated) training
control words followed by 10 (repeated) training data words. This flag does not
indicate that the data path has been deskewed.
DIP-4 Marking
The receiver MegaCore function supports three different ways of handling DIP-4
errors. In the first mode, the none mode, the err_rd_dip4 signal is asserted but no
packets are marked as errored. You should use a higher level CRC or FCS to detect
packets with errors. In the second mode, the optimistic mode, the MegaCore function
only marks packets that have a high probability of having errors. In the third mode,
the pessimistic mode, the MegaCore function assumes the worst case and marks any
packet that may have errors. In all modes, if the MegaCore function detects a DIP-4
error, it asserts the err_rd_dip4 signal.
The optimistic and pessimistic modes are discussed further in these sub-sections,
where an open packet is a packet for which a SOP but not an EOP has been received
when the error was detected.
Optimistic Mode
This mode attempts to error individual bursts as opposed to entire packets. Any data
burst incoming on the SPI-4.2 interface is marked with an Atlantic error if its starting
payload control word contains a DIP-4 error, or its terminating control word contains
a DIP-4 error.
If the starting payload control word contains a DIP-4 error, the aN_arxerr signal is
asserted for as long as the burst is present on the Atlantic interface. If the terminating
control word contains a DIP-4 error, the aN_arxerr signal is asserted on the last
Atlantic data cycle of the burst.
The MegaCore function does not keep track of open packets containing errors that
have not been terminated with an EOP. The Atlantic error signal is not held until EOP
and it is up to the user logic to ensure that errors are carried across continued packets
if required.
1
1
In cases where the terminating control word contains an EOP, the associated
aN_arxmty value is not rounded down to the nearest even value.
Pessimistic Mode
In the event of a DIP-4 error, all open packets are marked. All subsequent data for
each port is marked until a new SOP for that port is received.
Because of the logic required to track open packets per ports, this feature uses a large
amount of logic for systems with many ports.
May 2013
Altera Corporation
POS-PHY Level 4 MegaCore Function User Guide
相关PDF资料 |
PDF描述 |
|---|---|
| MAX6337US20D3+T | IC MPU/RESET CIRC 2.00V SOT143-4 |
| M3CWK-3436R | IDC CABLE - MKC34K/MC34M/MPL34K |
| M3AWK-3436R | IDC CABLE - MSC34K/MC34M/MPL34K |
| M3CKK-3436R | IDC CABLE - MKC34K/MC34M/MPK34K |
| M3AKK-3436R | IDC CABLE - MSC34K/MC34M/MPK34K |
相关代理商/技术参数 |
参数描述 |
|---|---|
| IPR-QDRII/UNI | 功能描述:开发软件 QDRII SRAM Control MegaCore RENEWAL RoHS:否 制造商:Atollic Inc. 产品:Compilers/Debuggers 用于:ARM7, ARM9, Cortex-A, Cortex-M, Cortex-R Processors |
| IPR-RAPIDIOII | 功能描述:开发软件 RapidIO 1x/2x/4x MegaCore RENEWAL RoHS:否 制造商:Atollic Inc. 产品:Compilers/Debuggers 用于:ARM7, ARM9, Cortex-A, Cortex-M, Cortex-R Processors |
| IPR-RIOPHY | 功能描述:开发软件 RapidIO MegaCore RENEWAL RoHS:否 制造商:Atollic Inc. 产品:Compilers/Debuggers 用于:ARM7, ARM9, Cortex-A, Cortex-M, Cortex-R Processors |
| IPR-RLDII/UNI | 功能描述:开发软件 RLDRAM II Controller MegaCore RENEWAL RoHS:否 制造商:Atollic Inc. 产品:Compilers/Debuggers 用于:ARM7, ARM9, Cortex-A, Cortex-M, Cortex-R Processors |
| IPR-RLDRAMII | 功能描述:开发软件 RLDRAM II Controller MegaCore RENEWAL RoHS:否 制造商:Atollic Inc. 产品:Compilers/Debuggers 用于:ARM7, ARM9, Cortex-A, Cortex-M, Cortex-R Processors |
发布紧急采购，3分钟左右您将得到回复。