- 您现在的位置：买卖IC网 > PDF目录16067 > IPR-POSPHY4 (Altera)IP POS-PHY L4 RENEW PDF资料下载
参数资料
| 型号： | IPR-POSPHY4 |
| 厂商： | Altera |
| 文件页数： | 69/144页 |
| 文件大小： | 0K |
| 描述： | IP POS-PHY L4 RENEW |
| 标准包装： | 1 |
| 系列： | * |
| 类型： | MegaCore |
| 功能： | POS-PHY 4 级接口，链路层/物理层 |
| 许可证： | 续用许可证 |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页第63页第64页第65页第66页第67页第68页当前第69页第70页第71页第72页第73页第74页第75页第76页第77页第78页第79页第80页第81页第82页第83页第84页第85页第86页第87页第88页第89页第90页第91页第92页第93页第94页第95页第96页第97页第98页第99页第100页第101页第102页第103页第104页第105页第106页第107页第108页第109页第110页第111页第112页第113页第114页第115页第116页第117页第118页第119页第120页第121页第122页第123页第124页第125页第126页第127页第128页第129页第130页第131页第132页第133页第134页第135页第136页第137页第138页第139页第140页第141页第142页第143页第144页
Chapter 4: Functional Description—Receiver
Avalon-MM Interface Register Map
Table 4–11. Data Path Control and Status
4–29
Signal
stat_rd_rdat_sync
Direction
Output
Clock Domain
Description
Main receiver data path sync output signal. Combination of
DPA, channel aligner sync, and DIP-4 status.
Indicates that the receiver has detected a training pattern.
stat_rd_tp_flag
stat_rd_rsv_cw
ctl_rd_dip4_good_
threshold[3:0]
ctl_rd_dip4_bad_
threshold[3:0]
stat_rd_dip4_oos
err_rd_dip4
err_rd_pr
err_rd_tp
err_rd_sob
err_rd_sop8
err_rd_abuf_oflw
ctl_rd_abuf_flush
err_rd_eightn
Output
Output
Input
Input
Output
Output
Output
Output
Output
Output
Output
Input
Output
rdint_clk
This signal is for debug purposes only. It does not indicate
that the data path is deskewed.
Indicates that the receiver has detected a reserved control
word. This signal is provided for information purposes only.
Number of consecutive correct DIP-4s to clear
stat_rd_dip4_oos . Only change at reset.
Number of consecutive DIP-4 errors to set
stat_rd_dip4_oos . Only change at reset.
Receiver’s out-of-service flag. When asserted, the MegaCore
function is still passing data, but is receiving DIP-4 errors
above a threshold.
Each clock cycle asserted indicates that one or more
(depending on the data path width parameter) calculated
DIP-4 values did not match the received DIP-4 values.
Indicates that the receiver has detected a miscellaneous
protocol error. These errors correspond to invalid state
transitions in the data path state machine.
Indicates that the receiver has detected an error in the
training pattern.
Indicates that the receiver has detected a data burst that
does not start on a payload control word.
SOP violation. Two SOPs occurred less than eight rdat
cycles apart.
Indicates that an internal buffer has overflowed and data has
been lost.
Flushes an internal buffer. While asserted, no data is written
to the Atlantic buffer(s). Data continues to be lost until
deasserted. The ctl_rd_abuf_flush signal must be
asserted for one rdint_clk cycle only, and any subsequent
assertion has to be done after minimum of approximately 20
cycles, because some ABUF internal signals are sent from
one clock domain to another.
Indicates that the receiver has detected a burst that was not
a multiple of 16 bytes.
err_ry_paddr
err_rd_eop_abort
err_rd_pad_byte_
non_zero
Output
Output
Output
rdint_clk
Invalid address received.
Indicates that the receiver has detected an EOP Abort.
Indicates that the receiver has detected an odd-sized burst
(in bytes), and the invalid pad byte was not zero.
Avalon-MM Interface Register Map
Table 4–12 lists the Avalon-MM interface registers.
May 2013
Altera Corporation
POS-PHY Level 4 MegaCore Function User Guide
相关PDF资料 |
PDF描述 |
|---|---|
| MAX6337US20D3+T | IC MPU/RESET CIRC 2.00V SOT143-4 |
| M3CWK-3436R | IDC CABLE - MKC34K/MC34M/MPL34K |
| M3AWK-3436R | IDC CABLE - MSC34K/MC34M/MPL34K |
| M3CKK-3436R | IDC CABLE - MKC34K/MC34M/MPK34K |
| M3AKK-3436R | IDC CABLE - MSC34K/MC34M/MPK34K |
相关代理商/技术参数 |
参数描述 |
|---|---|
| IPR-QDRII/UNI | 功能描述:开发软件 QDRII SRAM Control MegaCore RENEWAL RoHS:否 制造商:Atollic Inc. 产品:Compilers/Debuggers 用于:ARM7, ARM9, Cortex-A, Cortex-M, Cortex-R Processors |
| IPR-RAPIDIOII | 功能描述:开发软件 RapidIO 1x/2x/4x MegaCore RENEWAL RoHS:否 制造商:Atollic Inc. 产品:Compilers/Debuggers 用于:ARM7, ARM9, Cortex-A, Cortex-M, Cortex-R Processors |
| IPR-RIOPHY | 功能描述:开发软件 RapidIO MegaCore RENEWAL RoHS:否 制造商:Atollic Inc. 产品:Compilers/Debuggers 用于:ARM7, ARM9, Cortex-A, Cortex-M, Cortex-R Processors |
| IPR-RLDII/UNI | 功能描述:开发软件 RLDRAM II Controller MegaCore RENEWAL RoHS:否 制造商:Atollic Inc. 产品:Compilers/Debuggers 用于:ARM7, ARM9, Cortex-A, Cortex-M, Cortex-R Processors |
| IPR-RLDRAMII | 功能描述:开发软件 RLDRAM II Controller MegaCore RENEWAL RoHS:否 制造商:Atollic Inc. 产品:Compilers/Debuggers 用于:ARM7, ARM9, Cortex-A, Cortex-M, Cortex-R Processors |
发布紧急采购，3分钟左右您将得到回复。