- 您现在的位置：买卖IC网 > PDF目录16067 > IPR-POSPHY4 (Altera)IP POS-PHY L4 RENEW PDF资料下载
参数资料
| 型号： | IPR-POSPHY4 |
| 厂商： | Altera |
| 文件页数： | 29/144页 |
| 文件大小： | 0K |
| 描述： | IP POS-PHY L4 RENEW |
| 标准包装： | 1 |
| 系列： | * |
| 类型： | MegaCore |
| 功能： | POS-PHY 4 级接口，链路层/物理层 |
| 许可证： | 续用许可证 |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页当前第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页第63页第64页第65页第66页第67页第68页第69页第70页第71页第72页第73页第74页第75页第76页第77页第78页第79页第80页第81页第82页第83页第84页第85页第86页第87页第88页第89页第90页第91页第92页第93页第94页第95页第96页第97页第98页第99页第100页第101页第102页第103页第104页第105页第106页第107页第108页第109页第110页第111页第112页第113页第114页第115页第116页第117页第118页第119页第120页第121页第122页第123页第124页第125页第126页第127页第128页第129页第130页第131页第132页第133页第134页第135页第136页第137页第138页第139页第140页第141页第142页第143页第144页
Chapter 3: Parameter Settings
3–7
Optional Features
The missing SOP and missing EOP error indicators are always zero if you turn off
Atlantic error checking .
Turn on Parity protected memory to protect all Atlantic FIFO buffers in the MegaCore
function by byte-lane parity. The parity is calculated across every byte of data that is
written to memory in the buffers, and is checked for correctness when it is read. If a
parity error is detected, an error signal is raised. Turn off Parity protected memory , to
deactivate the parity protection.
1
In the receive direction, the parity error signal is 2 clock cycles delayed (compared to
Atlantic FIFO read data). In the transmit direction, the parity error signal is 1 or 2
clock cycles delayed (compared to Atlantic FIFO read data) depending on the
parameters selected.
Transmitter Options
When you turn on Lite transmitter , the transmitter pads packets with IDLE characters
to a multiple of 16 bytes for 128-bit variations, or 8 bytes for 64-bit variations.
Although using the lite transmitter feature lowers the effective bandwidth rate on the
SPI-4.2 data bus, it greatly reduces the logic consumption.
When you turn off Lite transmitter , the transmitter packs the packets more tightly
together and pads them with IDLE characters to a multiple of 4 bytes. SOP,
continuation of packet (COP) and EOP may be combined into a single control word,
or may be in adjacent control words. Turning off the lite transmitter feature increases
the effective bandwidth rate on the SPI-4.2 data bus, but increases the logic
consumption.
1
1
COP means no SOP. COP can be pure continuation (control word bits [15:12] =
4'b1000 , so no SOP and no EOP, but payload follows) or EOP + continuation (control
word bits [15:12] = 4'b1xx0 , so end current packet, but continue other packets).
For the transmitter MegaCore function you can select Pessimistic or Optimistic for
the Status interpretation mode .
In the Pessimistic mode, the latest status information is captured and is stored inside
the status processor block until a DIP-2 status is received. If the DIP-2 is valid, the
buffered status is passed on to the scheduler or user logic. If the DIP-2 is invalid, the
scheduler and user logic do not receive an update, and the next incoming status
overwrites the errored buffered status.
In the Optimistic mode, the status information is provided to the user logic and
scheduler through a clock-crossing buffer as it arrives on the status channel. DIP-2
errors cause the err_ts_dip2 flag to be asserted, but do not affect the status reception.
The Pessimistic mode causes the latency in receiving a valid status message to be
calendar multiplier × calendar length tsclk cycles longer than the optimistic mode. This
length is significant for systems with large calendar length or large calendar
multiplier values.
May 2013
Altera Corporation
POS-PHY Level 4 MegaCore Function User Guide
相关PDF资料 |
PDF描述 |
|---|---|
| MAX6337US20D3+T | IC MPU/RESET CIRC 2.00V SOT143-4 |
| M3CWK-3436R | IDC CABLE - MKC34K/MC34M/MPL34K |
| M3AWK-3436R | IDC CABLE - MSC34K/MC34M/MPL34K |
| M3CKK-3436R | IDC CABLE - MKC34K/MC34M/MPK34K |
| M3AKK-3436R | IDC CABLE - MSC34K/MC34M/MPK34K |
相关代理商/技术参数 |
参数描述 |
|---|---|
| IPR-QDRII/UNI | 功能描述:开发软件 QDRII SRAM Control MegaCore RENEWAL RoHS:否 制造商:Atollic Inc. 产品:Compilers/Debuggers 用于:ARM7, ARM9, Cortex-A, Cortex-M, Cortex-R Processors |
| IPR-RAPIDIOII | 功能描述:开发软件 RapidIO 1x/2x/4x MegaCore RENEWAL RoHS:否 制造商:Atollic Inc. 产品:Compilers/Debuggers 用于:ARM7, ARM9, Cortex-A, Cortex-M, Cortex-R Processors |
| IPR-RIOPHY | 功能描述:开发软件 RapidIO MegaCore RENEWAL RoHS:否 制造商:Atollic Inc. 产品:Compilers/Debuggers 用于:ARM7, ARM9, Cortex-A, Cortex-M, Cortex-R Processors |
| IPR-RLDII/UNI | 功能描述:开发软件 RLDRAM II Controller MegaCore RENEWAL RoHS:否 制造商:Atollic Inc. 产品:Compilers/Debuggers 用于:ARM7, ARM9, Cortex-A, Cortex-M, Cortex-R Processors |
| IPR-RLDRAMII | 功能描述:开发软件 RLDRAM II Controller MegaCore RENEWAL RoHS:否 制造商:Atollic Inc. 产品:Compilers/Debuggers 用于:ARM7, ARM9, Cortex-A, Cortex-M, Cortex-R Processors |
发布紧急采购，3分钟左右您将得到回复。