- 您现在的位置：买卖IC网 > PDF目录16067 > IPR-POSPHY4 (Altera)IP POS-PHY L4 RENEW PDF资料下载
参数资料
| 型号： | IPR-POSPHY4 |
| 厂商： | Altera |
| 文件页数： | 47/144页 |
| 文件大小： | 0K |
| 描述： | IP POS-PHY L4 RENEW |
| 标准包装： | 1 |
| 系列： | * |
| 类型： | MegaCore |
| 功能： | POS-PHY 4 级接口，链路层/物理层 |
| 许可证： | 续用许可证 |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页当前第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页第63页第64页第65页第66页第67页第68页第69页第70页第71页第72页第73页第74页第75页第76页第77页第78页第79页第80页第81页第82页第83页第84页第85页第86页第87页第88页第89页第90页第91页第92页第93页第94页第95页第96页第97页第98页第99页第100页第101页第102页第103页第104页第105页第106页第107页第108页第109页第110页第111页第112页第113页第114页第115页第116页第117页第118页第119页第120页第121页第122页第123页第124页第125页第126页第127页第128页第129页第130页第131页第132页第133页第134页第135页第136页第137页第138页第139页第140页第141页第142页第143页第144页
Chapter 4: Functional Description—Receiver
4–7
Block Description
The shared buffer and the logic support up to 256 ports. If Atlantic error checking is
enabled, 256 ports are still supported by the MegaCore function, but the logic for error
checking uses only the minimum amount of logic required to support the number of
ports chosen as a parameter. The port width field remains fixed for 256 ports and
unused address bits are passed through unaffected. For example, if a variation has 4
ports, only the lower 2 address bits are used for error checking—data received for port
6 is checked as though it is for port 2. This allows unused upper address bits to be
used for packet classification.
The single FIFO buffer with embedded addressing supports interleaved packets. An
interleaved packet occurs when, for example, a packet from port 2 is sent, and then a
packet from port 3 is sent before port 2 has received the EOP indication. This
interleaving is achieved by changing the aN_arxadr in the middle of the packet.
The shared buffer with embedded addressing mode is useful if you intend to handle
buffering outside of the MegaCore function. To support user-defined external
buffering, a fully exposed status interface is provided, but requires that the status
channel override (status source parameter) be enabled. Normally, the shared buffer
with embedded addressing fill level is compared against the global almost empty
(AE) and almost full (AF) values to produce the status information for all ports on the
status channel. With the override feature, you can set the FIFO buffer status
information values on a per-port basis.
Individual Buffers
When the individual buffers mode is selected, the POS-PHY Level 4 MegaCore
function consists of the receiver processor logic, and a separate Atlantic FIFO buffer
for each port.
The advantage of the individual buffers mode is that each Atlantic interface can be
accessed in parallel and independently, and the MegaCore function handles the status
generation automatically. The disadvantage is that because the number of ports
directly increases the logic utilization, the individual buffers mode is not well suited
for applications with a large number of ports.
Status Processor
A major component of a SPI-4.2 system is flow control. Flow control is achieved by
periodically sending near-end FIFO buffer status to the far-end device’s scheduler
over the status channel.
Collectively, the status processor blocks calculate, format, and transmit the status
channel.
Starting at the physical interface and working back to the FIFO buffers, the flow
control has the following operation.
The status PHY block ( rx_stat_phy ) generates rsclk given some reference clock:
■
■
■
In 128-bit variations, the rsclk runs at the rdint_clk rate.
In 64-bit variations, the rsclk runs at 1/2 the rdint_clk rate.
In 32-bit variations, the rsclk runs at 1/4 of the rdint_clk rate.
May 2013
Altera Corporation
POS-PHY Level 4 MegaCore Function User Guide
相关PDF资料 |
PDF描述 |
|---|---|
| MAX6337US20D3+T | IC MPU/RESET CIRC 2.00V SOT143-4 |
| M3CWK-3436R | IDC CABLE - MKC34K/MC34M/MPL34K |
| M3AWK-3436R | IDC CABLE - MSC34K/MC34M/MPL34K |
| M3CKK-3436R | IDC CABLE - MKC34K/MC34M/MPK34K |
| M3AKK-3436R | IDC CABLE - MSC34K/MC34M/MPK34K |
相关代理商/技术参数 |
参数描述 |
|---|---|
| IPR-QDRII/UNI | 功能描述:开发软件 QDRII SRAM Control MegaCore RENEWAL RoHS:否 制造商:Atollic Inc. 产品:Compilers/Debuggers 用于:ARM7, ARM9, Cortex-A, Cortex-M, Cortex-R Processors |
| IPR-RAPIDIOII | 功能描述:开发软件 RapidIO 1x/2x/4x MegaCore RENEWAL RoHS:否 制造商:Atollic Inc. 产品:Compilers/Debuggers 用于:ARM7, ARM9, Cortex-A, Cortex-M, Cortex-R Processors |
| IPR-RIOPHY | 功能描述:开发软件 RapidIO MegaCore RENEWAL RoHS:否 制造商:Atollic Inc. 产品:Compilers/Debuggers 用于:ARM7, ARM9, Cortex-A, Cortex-M, Cortex-R Processors |
| IPR-RLDII/UNI | 功能描述:开发软件 RLDRAM II Controller MegaCore RENEWAL RoHS:否 制造商:Atollic Inc. 产品:Compilers/Debuggers 用于:ARM7, ARM9, Cortex-A, Cortex-M, Cortex-R Processors |
| IPR-RLDRAMII | 功能描述:开发软件 RLDRAM II Controller MegaCore RENEWAL RoHS:否 制造商:Atollic Inc. 产品:Compilers/Debuggers 用于:ARM7, ARM9, Cortex-A, Cortex-M, Cortex-R Processors |
发布紧急采购，3分钟左右您将得到回复。