- 您现在的位置：买卖IC网 > PDF目录16067 > IPR-POSPHY4 (Altera)IP POS-PHY L4 RENEW PDF资料下载
参数资料
| 型号： | IPR-POSPHY4 |
| 厂商： | Altera |
| 文件页数： | 75/144页 |
| 文件大小： | 0K |
| 描述： | IP POS-PHY L4 RENEW |
| 标准包装： | 1 |
| 系列： | * |
| 类型： | MegaCore |
| 功能： | POS-PHY 4 级接口，链路层/物理层 |
| 许可证： | 续用许可证 |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页第63页第64页第65页第66页第67页第68页第69页第70页第71页第72页第73页第74页当前第75页第76页第77页第78页第79页第80页第81页第82页第83页第84页第85页第86页第87页第88页第89页第90页第91页第92页第93页第94页第95页第96页第97页第98页第99页第100页第101页第102页第103页第104页第105页第106页第107页第108页第109页第110页第111页第112页第113页第114页第115页第116页第117页第118页第119页第120页第121页第122页第123页第124页第125页第126页第127页第128页第129页第130页第131页第132页第133页第134页第135页第136页第137页第138页第139页第140页第141页第142页第143页第144页
Chapter 5: Functional Description—Transmitter
5–3
Block Description
When the ignore backpressure feature is turned on, the transmitter sends packets
whenever possible regardless of the incoming status channel. This mode assumes that
external logic is properly controlling the scheduling of ports, managing credits
(topping up to MaxBurst1 and MaxBurst2 as appropriate), and performing any other
related functions. Packets are sent whenever there are at least burst unit size bytes in
the Atlantic FIFO buffer, or an EOP.
When the ignore backpressure feature is turned off, the transmitter uses the status
channel to decide whether or not to transmit. Packets are only sent when none of the
ports in the incoming status channel are found to be satisfied, and there are at least
burst unit size bytes in the Atlantic FIFO buffer, or an EOP. With this mode, there is a
head-of-line blocking limitation, where if one port is satisfied it blocks all ports from
transmitting.
Regardless of the mode you select, the scheduling and insertion of the SPI-4.2 training
pattern is handled automatically by the MegaCore function.
1
In the shared buffer with embedded addressing mode, the MaxBurst1 and MaxBurst2
parameters are unused because the user logic does the scheduling.
Individual Buffers
When you turn on Individual Buffers , the POS-PHY Level 4 MegaCore function
consists of the transmitter processor logic, a credit-based round-robin scheduler, and a
separate Atlantic FIFO buffer for each port. Each buffer supports an optional Atlantic
error checking block.
The advantages of the individual buffers mode are the included scheduler, and that
each Atlantic interface can be accessed in parallel and independently. For individual
buffers transmitter variations, scheduling logic decodes the incoming status channel
and decides which buffer (port) to serve, and then reads from that buffer.
1
Because the number of ports directly increases the logic usage, the individual buffers
mode is not well suited for applications with a large number of ports.
Individual Buffers Transmit Scheduler (tx_sched)
For individual buffers variations, the transmit scheduler manages the SPI-4.2 per-port
credits, and transmits data from the appropriate FIFO buffer.
The scheduler includes a next-credit table that is updated when status is received, and
a second credit table that maintains the number of credits left. Each table has n port
entries, where each entry is henceforth referred to as a register.
The next-credits register contains the number of credits corresponding to the latest
status update. A starving status update loads the next-credit register with MaxBurst1 .
A hungry status update loads the next-credit register with MaxBurst2 . A satisfied
status update has no effect on the next-credits register.
May 2013
Altera Corporation
POS-PHY Level 4 MegaCore Function User Guide
相关PDF资料 |
PDF描述 |
|---|---|
| MAX6337US20D3+T | IC MPU/RESET CIRC 2.00V SOT143-4 |
| M3CWK-3436R | IDC CABLE - MKC34K/MC34M/MPL34K |
| M3AWK-3436R | IDC CABLE - MSC34K/MC34M/MPL34K |
| M3CKK-3436R | IDC CABLE - MKC34K/MC34M/MPK34K |
| M3AKK-3436R | IDC CABLE - MSC34K/MC34M/MPK34K |
相关代理商/技术参数 |
参数描述 |
|---|---|
| IPR-QDRII/UNI | 功能描述:开发软件 QDRII SRAM Control MegaCore RENEWAL RoHS:否 制造商:Atollic Inc. 产品:Compilers/Debuggers 用于:ARM7, ARM9, Cortex-A, Cortex-M, Cortex-R Processors |
| IPR-RAPIDIOII | 功能描述:开发软件 RapidIO 1x/2x/4x MegaCore RENEWAL RoHS:否 制造商:Atollic Inc. 产品:Compilers/Debuggers 用于:ARM7, ARM9, Cortex-A, Cortex-M, Cortex-R Processors |
| IPR-RIOPHY | 功能描述:开发软件 RapidIO MegaCore RENEWAL RoHS:否 制造商:Atollic Inc. 产品:Compilers/Debuggers 用于:ARM7, ARM9, Cortex-A, Cortex-M, Cortex-R Processors |
| IPR-RLDII/UNI | 功能描述:开发软件 RLDRAM II Controller MegaCore RENEWAL RoHS:否 制造商:Atollic Inc. 产品:Compilers/Debuggers 用于:ARM7, ARM9, Cortex-A, Cortex-M, Cortex-R Processors |
| IPR-RLDRAMII | 功能描述:开发软件 RLDRAM II Controller MegaCore RENEWAL RoHS:否 制造商:Atollic Inc. 产品:Compilers/Debuggers 用于:ARM7, ARM9, Cortex-A, Cortex-M, Cortex-R Processors |
发布紧急采购，3分钟左右您将得到回复。