- 您现在的位置：买卖IC网 > PDF目录45052 > M66596WG UNIVERSAL SERIAL BUS CONTROLLER, PBGA64 PDF资料下载
参数资料
| 型号： | M66596WG |
| 元件分类： | 总线控制器 |
| 英文描述： | UNIVERSAL SERIAL BUS CONTROLLER, PBGA64 |
| 封装： | 0.80 MM PITCH, FBGA-64 |
| 文件页数： | 104/133页 |
| 文件大小： | 1611K |
| 代理商： | M66596WG |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页第63页第64页第65页第66页第67页第68页第69页第70页第71页第72页第73页第74页第75页第76页第77页第78页第79页第80页第81页第82页第83页第84页第85页第86页第87页第88页第89页第90页第91页第92页第93页第94页第95页第96页第97页第98页第99页第100页第101页第102页第103页当前第104页第105页第106页第107页第108页第109页第110页第111页第112页第113页第114页第115页第116页第117页第118页第119页第120页第121页第122页第123页第124页第125页第126页第127页第128页第129页第130页第131页第132页第133页
M66596FP/WG
rev .1.00
2006.3.14
page 70 of 127
3.2.8
Frame refresh interrupt
Figure 3.18 shows an example of the SOFR interrupt output timing of the controller.
In the Host mode, the SOFR interrupt is generated when the frame number is refreshed,
In the Peripheral mode, the SOFR interrupt is generated, when the frame number is refreshed, or a damaged SOF
packet is detected. The interrupt operation should be specified using the SOFRM bit of the FRMNUM register.
(1) When “SOFRM=0” is selected
The SOFR interrupt is generated at the timing at which the frame number is refreshed (intervals of
approximately 1 ms). Interrupts are generated by the internal interpolation function even if an SOF packet is
damaged or missing. During Hi-Speed communication as well, interrupts are generated at the timing at which
the frame number is refreshed (intervals of approximately 1 ms).
(2) When “SOFRM=1” is selected
The SOFR interrupt is generated when SOF packets are damaged and when they are missing. During Hi-Speed
communication, the interrupt is generated only if the first packet of a uSOF packet with the same frame number
is damaged or missing.
(Corrupted and missing SOFs are recognized by the SOF interpolation function. For detailed information, please
refer to Chapter 0, SOF interpolation function.)
* SOFRM bit should not be set “SFRM=1” in the Host mode.
In the Peripheral mode, if the controller detects a new SOF packet during Full-Speed operation, it refreshes the
frame number and generates an SOFR interrupt. However, if the system does not enter the
SOF lock state during
Hi-Speed operation, the frame number is not refreshed, and no SOFR interrupt is generated. Also, the SOF
interpolation function is not activated. The
SOF lock state is the state in which uSOF packets with different frame
numbers are received twice in succession without an error occurring .
The conditions under which
SOF lock monitoring begins, and under which SOF lock monitoring stops, are as
noted below.
(1)
Conditions under which
SOF lock monitoring begins
USBE=1 and the internal clock (SCKE) is being supplied
(2)
Conditions under which
SOF lock monitoring stops
USBE=0 (S/W reset) or a USB bus reset is received, or a suspended state is detected
Peripheral Device
uSOF packet
uSOF number
Frame number
SOFR interrupt
(SOFRM=0)
(SOFRM=1)
uSOF Lock
uSOF packet
uSOF number
SOFR interrupt
uSOF lock
7
0
1
6
7
0
701
70
1
2
70
1
SOF interpolation, missing
Not locked
SOF interpolation
7
0
1
2
3
6
70
123
4
5
6
70
1
3
4
6
SOF interpolation function
SOF missing
SOF interpolation
45
Figure 3.18 Example of SOFR interrupt output timing
相关PDF资料 |
PDF描述 |
|---|---|
| M6XXLFXI | OTHER CLOCK GENERATOR, QCC16 |
| M300LFXIT | 50 MHz, OTHER CLOCK GENERATOR, QCC16 |
| M74HC00C1R | HC/UH SERIES, QUAD 2-INPUT NAND GATE, PQCC20 |
| M74HC157B1N | HC/UH SERIES, QUAD 2 LINE TO 1 LINE MULTIPLEXER, TRUE OUTPUT, PDIP16 |
| M74HC158C1 | HC/UH SERIES, QUAD 2 LINE TO 1 LINE MULTIPLEXER, INVERTED OUTPUT, PQCC20 |
相关代理商/技术参数 |
参数描述 |
|---|---|
| M66596WG#RB0Z | 制造商:Renesas Electronics 功能描述:Tray 制造商:Renesas 功能描述:0 |
| M6668 | 制造商:Tamura Corporation of America 功能描述: |
| M66700P | 制造商:MITSUBISHI 制造商全称:Mitsubishi Electric Semiconductor 功能描述:DUAL HIGH-SPEED CCD CLOCK DRIVER |
| M66700WP | 制造商:MITSUBISHI 制造商全称:Mitsubishi Electric Semiconductor 功能描述:DUAL HIGH-SPEED CCD CLOCK DRIVER |
| M66701P | 制造商:MITSUBISHI 制造商全称:Mitsubishi Electric Semiconductor 功能描述:DUAL HIGH-SPEED CCD CLOCK DRIVER |
发布紧急采购，3分钟左右您将得到回复。