- 您现在的位置：买卖IC网 > PDF目录45052 > M66596WG UNIVERSAL SERIAL BUS CONTROLLER, PBGA64 PDF资料下载
参数资料
| 型号： | M66596WG |
| 元件分类： | 总线控制器 |
| 英文描述： | UNIVERSAL SERIAL BUS CONTROLLER, PBGA64 |
| 封装： | 0.80 MM PITCH, FBGA-64 |
| 文件页数： | 66/133页 |
| 文件大小： | 1611K |
| 代理商： | M66596WG |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页第63页第64页第65页当前第66页第67页第68页第69页第70页第71页第72页第73页第74页第75页第76页第77页第78页第79页第80页第81页第82页第83页第84页第85页第86页第87页第88页第89页第90页第91页第92页第93页第94页第95页第96页第97页第98页第99页第100页第101页第102页第103页第104页第105页第106页第107页第108页第109页第110页第111页第112页第113页第114页第115页第116页第117页第118页第119页第120页第121页第122页第123页第124页第125页第126页第127页第128页第129页第130页第131页第132页第133页
M66596FP/WG
rev .1.00
2006.3.14
page 36 of 127
Interrupt status register 1[INTSTS1]
<Address: 42H>
15
14
13
12
11
10
9
8
7
6
5
4
3
2
1
0
BCHG
SOFR
DTCH
BEMP
NRDY
BRDY
SIGN
SACK
?
0
-
0
-
0
-
0
?
0
-
0
-
0
-
0
?
0
-
0
-
0
?
Bit
Name
Function
S/W
H/W
Note
15 Nothing is placed here. These should be fixed at “0”.
14 BCHG
USB bus change interrupt status
0: BCHG Interrupts not issued
1: BCHG Interrupts issued
R/W
W
13 SOFR
Frame number refresh interrupt status
This bit is a mirror bit of a 40H SOFR bit.
0: SOF Interrupts not issued
1: SOF Interrupts issued
R/W(0)
W
2.9.1
12 DTCH
Full-Speed detach detect interrupt status
0: DTCH Interrupts not issued
1: DTCH Interrupts issued
R/W
W
11 Nothing is placed here. This should be fixed at “0”.
10 BEMP
Buffer Empty interrupt status
This bit is a mirror bit of a 40H BEMP bit.
0: BEMP interrupts not issued
1: BEMP interrupts issued
R
W
2.9.1
9
NRDY
Buffer Not Ready response interrupt
status
This bit is a mirror bit of a 40H NRDY bit.
0: NRDY interrupts not issued
1: NRDY interrupts issued
R
W
2.9.1
8
BRDY
Buffer Ready interrupt status
This bit is a mirror bit of a 40H BRDY bit.
0: BRDY interrupts not issued
1: BRDY interrupts issued
R
W
2.9.1
7-6 Nothing is placed here. This should be fixed at “0”.
5
SIGN
Setup transaction error detect interrupt
status
0: SIGN interrupts not issued
1: SIGN interrupts issued
R/W
R
4
SACK
Setup transaction complete interrupt
status
0: SACK interrupts not issued
1: SACK interrupts issued
R/W
R
3-0 Nothing is placed here. This should be fixed at “0”.
<<Notes>>
*4) DTCH, SIGN, SACK bit are effective only at the time of a Host mode.
*5) The DTCH bit is effective only at the time of Full-Speed mode.
Please perform detach detection by S/W, such as detecting ignore packet from peripheral device at the time of
Hi-Speed mode.
相关PDF资料 |
PDF描述 |
|---|---|
| M6XXLFXI | OTHER CLOCK GENERATOR, QCC16 |
| M300LFXIT | 50 MHz, OTHER CLOCK GENERATOR, QCC16 |
| M74HC00C1R | HC/UH SERIES, QUAD 2-INPUT NAND GATE, PQCC20 |
| M74HC157B1N | HC/UH SERIES, QUAD 2 LINE TO 1 LINE MULTIPLEXER, TRUE OUTPUT, PDIP16 |
| M74HC158C1 | HC/UH SERIES, QUAD 2 LINE TO 1 LINE MULTIPLEXER, INVERTED OUTPUT, PQCC20 |
相关代理商/技术参数 |
参数描述 |
|---|---|
| M66596WG#RB0Z | 制造商:Renesas Electronics 功能描述:Tray 制造商:Renesas 功能描述:0 |
| M6668 | 制造商:Tamura Corporation of America 功能描述: |
| M66700P | 制造商:MITSUBISHI 制造商全称:Mitsubishi Electric Semiconductor 功能描述:DUAL HIGH-SPEED CCD CLOCK DRIVER |
| M66700WP | 制造商:MITSUBISHI 制造商全称:Mitsubishi Electric Semiconductor 功能描述:DUAL HIGH-SPEED CCD CLOCK DRIVER |
| M66701P | 制造商:MITSUBISHI 制造商全称:Mitsubishi Electric Semiconductor 功能描述:DUAL HIGH-SPEED CCD CLOCK DRIVER |
发布紧急采购，3分钟左右您将得到回复。