- 您现在的位置：买卖IC网 > PDF目录45052 > M66596WG UNIVERSAL SERIAL BUS CONTROLLER, PBGA64 PDF资料下载
参数资料
| 型号： | M66596WG |
| 元件分类： | 总线控制器 |
| 英文描述： | UNIVERSAL SERIAL BUS CONTROLLER, PBGA64 |
| 封装： | 0.80 MM PITCH, FBGA-64 |
| 文件页数： | 111/133页 |
| 文件大小： | 1611K |
| 代理商： | M66596WG |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页第63页第64页第65页第66页第67页第68页第69页第70页第71页第72页第73页第74页第75页第76页第77页第78页第79页第80页第81页第82页第83页第84页第85页第86页第87页第88页第89页第90页第91页第92页第93页第94页第95页第96页第97页第98页第99页第100页第101页第102页第103页第104页第105页第106页第107页第108页第109页第110页当前第111页第112页第113页第114页第115页第116页第117页第118页第119页第120页第121页第122页第123页第124页第125页第126页第127页第128页第129页第130页第131页第132页第133页
M66596FP/WG
rev .1.00
2006.3.14
page 77 of 127
3.4.1.1 Buffer status
Table 3.12 shows the buffer status. The buffer memory status can be confirmed using the BSTS bit and the
INBUFM
bit. The access direction for the buffer memory can be specified using either the DIR bit of the
PIPExCFG
register or the ISEL bit of the CFIFOSEL register (when DCP is selected). INBUFM is valid for
transmitting direction of PIPE1-5.
For a sending direction pipe uses double buffer, software can refer the BSTS bit to monitor the buffer
memory status of CPU side and the INBUFM bit to monitor the buffer memory status of SIE side. In the case like
the BEMP interrupt may not show bufer empty status because the CPU (DMAC) writes data slowly, software
can use the INBUFM bit to tell the end of sending.
Table 3.12 Buffer statuses by BSTS bit and the BSTS bit
ISEL or DIR
BSTS
Buffer memory state
0 (receiving
direction)
0
There is no received data, or data is being received. Reading from the CPU is
inhibited.
0 (receiving
direction)
1
There is received data, or a Zero-Length packet has been received. Reading from
the CPU is allowed.
However, because reading is not possible when a Zero-Length packet is received,
the buffer must be cleared.
1 (sending
direction)
0
The transmission has not been finished. Writing to the CPU is inhibited.
1 (sending
direction)
1
Writing to the CPU is allowed.
(1) “DBLB=0”(Single buffer) ; The transmission has been finished.
(2) “DBLB=1”(Double buffer) ; The transmission for one side of the buffer has
been finished.
Table 3.13 Buffer statuses by INBUFM bit and the INBUFM bit
ISEL or DIR
INBUF
M
Buffer memory state
0 (receiving
direction)
Invalid
1
(sending
direction)
0
The transmission has been finished. There is no transmitting data.
1 (sending
direction)
1
There is transmitting data.
3.4.1.2 Buffer clearing
Table 3.14 shows the clearing of the buffer memory by the controller. The buffer memory can be cleared using
the four bits indicated below.
Table 3.14 Buffer clearing
Bit name
BCLR
SCLR
DCLRM
ACLRM
Register
CFIFOCTR register
DxFIFOCTR register
CFIFOSIE register
DxFIFOSEL register
PIPExCTR register
Function
Clears the buffer
memory on the CPU
side
Clears the buffer
memory on the SIE
side
In this mode, after the
data of the specified
pipe has been read,
the buffer memory is
cleared automatically.
See 3.4.3.5
This is the Auto Buffer
Clear mode, in which all
of the received packets
are destroyed.
See 3.4.1.4
Clearing
method
Cleared by writing “1”
“1”: Mode valid
“0”: Mode invalid
“1”: Mode valid
“0”: Mode invalid
相关PDF资料 |
PDF描述 |
|---|---|
| M6XXLFXI | OTHER CLOCK GENERATOR, QCC16 |
| M300LFXIT | 50 MHz, OTHER CLOCK GENERATOR, QCC16 |
| M74HC00C1R | HC/UH SERIES, QUAD 2-INPUT NAND GATE, PQCC20 |
| M74HC157B1N | HC/UH SERIES, QUAD 2 LINE TO 1 LINE MULTIPLEXER, TRUE OUTPUT, PDIP16 |
| M74HC158C1 | HC/UH SERIES, QUAD 2 LINE TO 1 LINE MULTIPLEXER, INVERTED OUTPUT, PQCC20 |
相关代理商/技术参数 |
参数描述 |
|---|---|
| M66596WG#RB0Z | 制造商:Renesas Electronics 功能描述:Tray 制造商:Renesas 功能描述:0 |
| M6668 | 制造商:Tamura Corporation of America 功能描述: |
| M66700P | 制造商:MITSUBISHI 制造商全称:Mitsubishi Electric Semiconductor 功能描述:DUAL HIGH-SPEED CCD CLOCK DRIVER |
| M66700WP | 制造商:MITSUBISHI 制造商全称:Mitsubishi Electric Semiconductor 功能描述:DUAL HIGH-SPEED CCD CLOCK DRIVER |
| M66701P | 制造商:MITSUBISHI 制造商全称:Mitsubishi Electric Semiconductor 功能描述:DUAL HIGH-SPEED CCD CLOCK DRIVER |
发布紧急采购，3分钟左右您将得到回复。