![](http://datasheet.mmic.net.cn/30000/M66596FP_datasheet_2360759/M66596FP_51.png)
M66596FP/WG
rev .1.00
2006.3.14
page 49 of 127
3 Description of Operation
3.1 System control and oscillation control
This chapter describes the register operations that are necessary to the default settings of the controller, and the
registers necessary for power consumption control.
3.1.1
Resets
Table 3.1 shows a table of controller resets. For information on the initialized states of the registers following the
various reset operations, please refer to Chapter 2, Registers.
Table 3.1 Types of Resets
Name
Operation
H/W reset
”L” level input from the RST_N pin
S/W reset
Operation using the USBE bit of the SYSCFG
register
USB bus reset
Automatically detected by the controller from the
D+ and D- lines in tne Peripheral mode
3.1.2
Bus interface settings
Table 3.2 Bus interface settings
Register name
Bit name
Setting contents
PINCFG
LDRV
Control setting for the drive current
PINCFG
BIGEND
Byte Endian setting for the CPU being connected
This bit is effective in access to a FIFO register
DMAxCFG
DREQA
Active setting for the DREQx_N pin
DMAxCFG
DACKA
Active setting for the DACKx_N pin
DMAxCFG
DENDA
Active setting for the DENDx_N pin
DMAxCFG
OBUS
OBUS mode setting
INTENB1
INTL
Output sensing setting for the INT_N pin
3.1.3
Selection of the function
This controller can select either a Host function or a Peripheral function by software. To select USB function for
the controller, set the DCFM bit of the SYSCFG register. Changing the DCFM bit (writing access) should be done
with the internal clock stopped (“SCKE=0”).
3.1.4
Enabling Hi-Speed operation
With this controller, either Hi-Speed operation or Full-Speed operation can be selected as the USB communication
speed (communication bit rate), using software. To enable Hi-Speed operation for the controller, set the HSE bit of
the SYSCFG register to “1”. Changing the HSE bit should be done with the internal clock stopped (“SCKE=0”).
If Hi-Speed operation has been enabled, the controller executes the reset handshake protocol, and the USB
communication speed is set automatically. The results of the reset handshake can be confirmed using the RHST bit
of the DVSTCTR register.
If Hi-Speed operation has been disabled, the controller will use Full-Speed operation.