- 您现在的位置：买卖IC网 > PDF目录45052 > M66596WG UNIVERSAL SERIAL BUS CONTROLLER, PBGA64 PDF资料下载
参数资料
| 型号： | M66596WG |
| 元件分类： | 总线控制器 |
| 英文描述： | UNIVERSAL SERIAL BUS CONTROLLER, PBGA64 |
| 封装： | 0.80 MM PITCH, FBGA-64 |
| 文件页数： | 99/133页 |
| 文件大小： | 1611K |
| 代理商： | M66596WG |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页第63页第64页第65页第66页第67页第68页第69页第70页第71页第72页第73页第74页第75页第76页第77页第78页第79页第80页第81页第82页第83页第84页第85页第86页第87页第88页第89页第90页第91页第92页第93页第94页第95页第96页第97页第98页当前第99页第100页第101页第102页第103页第104页第105页第106页第107页第108页第109页第110页第111页第112页第113页第114页第115页第116页第117页第118页第119页第120页第121页第122页第123页第124页第125页第126页第127页第128页第129页第130页第131页第132页第133页
M66596FP/WG
rev .1.00
2006.3.14
page 66 of 127
3.2.4
NRDY interrupt
Chapter 3.2.4.1 ,3.2.4.2 show the conditions under which NRDY interrupts are generated. The cause of a NRDY
for the various pipes should be confirmed using the pertinent bit of the NRDYSTS register. If an interrupt has been
disabled using the NRDYE bit of the INTENB0 register, the interrupt request is set in the pertinent bit of the
NRDYSTS
register. When all of the bits of the NRDYSTS register are cleared using the user system control program,
the controller clears the NRDY bit of the INTSTS0 register.
3.2.4.1 NRDY interrupt in the Host mode
The followings are the generating conditions of NRDY interruption in the Host mode..
(a) When STALL is received from a peripheral to the token which transmitted.
(b) When there is no response from a peripheral to the token which transmitted.
(c) When Isochronous transfer, the following errors occurred at the time of Iso transmission.
- Bit stuffing error
- CRC error
- Max packet size over error
- Over run error, under run error
* However, when the controller doesn’t receive ACK packet in the SETUP transaction, the controller generate
SIGN
interrupt.
3.2.4.2 NRDY interrupt in the Peripheral mode
The followings are the generating conditions of NRDY interruption in the Peripheral mode..
(a) For data transmission
If an IN token has been received (data underrun) when the PID bit of the PIPExCTR register is in the
"PID=BUF" and there is no data to be sent in the buffer memory
(b) For data is reception
- If an OUT token or a PING token has been received (data overrun) when the PID bit of the PIPExCTR
control register is
in the "PID=BUF" and there is no area in the buffer memory where data can be stored
- In a bulk transfer, when the maximum packet size has not been set (“MXPS=0”) and an OUT token or
a PING token has been received
- When a CRC error, bit stuffing error, interval error has occurred during an isochronous transfer
- When a token is recived other than interval frame duaring an isochronous transfer.
Figure 3.14 shows the timing at which the controller generates NRDY interrupts.
Data transfer
Data reception
IN Token Packet
OUT Token Packet
NAK Handshake
Data Packet
USB bus
PING Packet
NAK Handshake
USB bus
NRDY interrupt
(CRC error, etc.)
Figure 3.14 Timing at which NRDY interrupts are generated
相关PDF资料 |
PDF描述 |
|---|---|
| M6XXLFXI | OTHER CLOCK GENERATOR, QCC16 |
| M300LFXIT | 50 MHz, OTHER CLOCK GENERATOR, QCC16 |
| M74HC00C1R | HC/UH SERIES, QUAD 2-INPUT NAND GATE, PQCC20 |
| M74HC157B1N | HC/UH SERIES, QUAD 2 LINE TO 1 LINE MULTIPLEXER, TRUE OUTPUT, PDIP16 |
| M74HC158C1 | HC/UH SERIES, QUAD 2 LINE TO 1 LINE MULTIPLEXER, INVERTED OUTPUT, PQCC20 |
相关代理商/技术参数 |
参数描述 |
|---|---|
| M66596WG#RB0Z | 制造商:Renesas Electronics 功能描述:Tray 制造商:Renesas 功能描述:0 |
| M6668 | 制造商:Tamura Corporation of America 功能描述: |
| M66700P | 制造商:MITSUBISHI 制造商全称:Mitsubishi Electric Semiconductor 功能描述:DUAL HIGH-SPEED CCD CLOCK DRIVER |
| M66700WP | 制造商:MITSUBISHI 制造商全称:Mitsubishi Electric Semiconductor 功能描述:DUAL HIGH-SPEED CCD CLOCK DRIVER |
| M66701P | 制造商:MITSUBISHI 制造商全称:Mitsubishi Electric Semiconductor 功能描述:DUAL HIGH-SPEED CCD CLOCK DRIVER |
发布紧急采购，3分钟左右您将得到回复。