参数资料
型号: M66596WG
元件分类: 总线控制器
英文描述: UNIVERSAL SERIAL BUS CONTROLLER, PBGA64
封装: 0.80 MM PITCH, FBGA-64
文件页数: 93/133页
文件大小: 1611K
代理商: M66596WG
M66596FP/WG
rev .1.00
2006.3.14
page 60 of 127
3.2 Interrupt functions
3.2.1
An overview of interrupt functions
Table 3.7 shows the interrupt functions of the controller.
Table 3.7 Interrupt functions
Bit
Interrupt name
Cause of interrupt
Mode
Related
status
Note
VBINT
VBUS interrupt
When a change in the state of the VBUS input pin has
been detected (change in both edge, ”L”
→”H”, ”H” →”L”)
Host,
Peripheral
VBSTS
RESM
Resume interrupt
When a change in the state of the USB bus has been
detected in the suspended state
(J-State
→K-State or J-State→SE0)
Peripheral
-
SOFR
Frame No.
Refresh interrupt
<Host mode>
When an SOF packet with a different frame number
has been transmited
<Peripheral mode>
When “SOFRM=0” :
When an SOF packet with a different frame number
When “SOFRM=1” :
When the controller detects a corruption of an SOF
packet
Host,
Peripheral
-
DVST
Device State
Transition interrupt
When a device state transition has been detected
USB bus reset detected
Suspend state detected
Set Address request received
Set Configuration request received
Peripheral
DVSQ
CTRT
Control Transfer
Stage Transition
interrupt
When a stage transition has been detected in a control
transmission
Setup stage completed
Control write transfer status stage transition
Control read transfer status stage transition
Control transfer completed
Control transfer sequence error occurred
Peripheral
CTSQ
BEMP
Buffer Empty
interrupt
When transmission of all of the data in the buffer
memory has been completed
When an excessive maximum packet size error has
been detected
Host,
Peripheral
PIPEBE
MP
NRDY
Buffer Not Ready
interrupt
<Host Mode>
When a STALL token received from a peripheral.
When the response from abc is unreceivable(Pachet
ignore).
<Peripheral mode>
When an IN token has been received and there is no
data that can be sent to the buffer memory
When an OUT token has been received and there is
no area in which data can be stored in the buffer
memory, so reception is not possible
When a CRC error or bit stuffing error occurred in
isochronous transfer
Host,
Peripheral
PIPEN
RDY
BRDY
Buffer Ready
interrupt
When the buffer is ready (reading or writing is enabled)
Host,
Peripheral
PIPEB
RDY
BCHG
USB bus change
interrupt
When a USB bus state changes. Please do not enable
interruption during communication (at the time of
"UACT=1" setup). The bus change interruption is
generated whichever it has chosen of Host and
Peripheral mode.
Host,
Peripheral
-
SACK
Setup Transaction
complete
When the ACK packet from peripheral device is received
at the time of sending setup transaction at Host mode.
Host
-
SIGN
Setup Transaction
Error detect
When the ACK packet from peripheral device is not
received at the time of sending setup transaction at Host
mode.
Host
-
相关PDF资料
PDF描述
M6XXLFXI OTHER CLOCK GENERATOR, QCC16
M300LFXIT 50 MHz, OTHER CLOCK GENERATOR, QCC16
M74HC00C1R HC/UH SERIES, QUAD 2-INPUT NAND GATE, PQCC20
M74HC157B1N HC/UH SERIES, QUAD 2 LINE TO 1 LINE MULTIPLEXER, TRUE OUTPUT, PDIP16
M74HC158C1 HC/UH SERIES, QUAD 2 LINE TO 1 LINE MULTIPLEXER, INVERTED OUTPUT, PQCC20
相关代理商/技术参数
参数描述
M66596WG#RB0Z 制造商:Renesas Electronics 功能描述:Tray 制造商:Renesas 功能描述:0
M6668 制造商:Tamura Corporation of America 功能描述:
M66700P 制造商:MITSUBISHI 制造商全称:Mitsubishi Electric Semiconductor 功能描述:DUAL HIGH-SPEED CCD CLOCK DRIVER
M66700WP 制造商:MITSUBISHI 制造商全称:Mitsubishi Electric Semiconductor 功能描述:DUAL HIGH-SPEED CCD CLOCK DRIVER
M66701P 制造商:MITSUBISHI 制造商全称:Mitsubishi Electric Semiconductor 功能描述:DUAL HIGH-SPEED CCD CLOCK DRIVER