参数资料
型号: M66596WG
元件分类: 总线控制器
英文描述: UNIVERSAL SERIAL BUS CONTROLLER, PBGA64
封装: 0.80 MM PITCH, FBGA-64
文件页数: 68/133页
文件大小: 1611K
代理商: M66596WG
M66596FP/WG
rev .1.00
2006.3.14
page 2 of 127
1.2.5
Bus interfaces
The user can select either a 1.8 V or 3.3 V bus interface power supply
16-bit CPU bus interface
-
16-bit separate bus and 16-bit multiplex bus supported
-
8 and 16-bit DMA interface (slave function) supported
8-bit split bus (dedicated external DMA interface) supported
Built-in two DMA interface channels
DMA transfer enables high-speed access of 40 MB/sec.
1.2.6
Pipe configuration
Built-in 5 KB buffer memory for USB communication
Up to 8 pipes(endpoints) can be selected (including the default control pipe for endpoint 0)
Programmable pipe configuration
End point numbers can be assigned to pipe 1-7.
Transfer conditions that can be set for each pipes
-
Pipe 0: Control transfer, continuous transfer mode, 256-byte fixed single buffer
-
Pipe 1 and 2: Bulk transfer or isochronous transfer, continuous transfer mode, programmable buffer size
(up to 2 KB; double buffer can be selected)
-
Pipe 3 to 5: Bulk transfer, continuous transfer mode, programmable buffer size
(up to 2 KB; double buffer can be selected)
-
Pipe 6 and 7: Interrupt transfer, 64-byte fixed single buffer
1.2.7
Feature in host mode
Capable of USB Hi-Speed transfer to one peripheral device.
Automatic schedule to send SOF and transaction.
Automatic schedule interval of isochronous trenasfer and interrupt transfer.
1.2.8
Feature in peripheral mode
Control transfer stage control function
Device state control function
Auto response function for SET_ADDRESS request
NAK response assignment function (NRDY)
1.2.9
Other functions
Automatic recognition of Hi-Speed operation or Full-Speed operation based on automatic response to the reset
handshake
Byte endian swap function when using 16-bit data transfers
Transfer termination function when using transaction count function.
DMA transfer termination function using external trigger (DEND pin)
SOF interpolation function
SOF pulse output function
Three types of input clocks can built into the PLL and are available for selection
-
Input clocks of 48 MHz / 24 MHz / 12 MHz can be selected
Zero-Length packet addition function (DEZPM) when ending DMA transfers using the DEND pin
BRDY interrupt event notification timing change function (BFRE)
Function that automatically clears the buffer memory after the data for the pipe specified at the DxFIFO port
has been read (DCLRM)
Function to automatically supply a clock from the low-power sleep state (ATCKM)
NAK setting function for response PID generated by end of transfer (SHTNAK)
1.2.10 Applications
PDA, DVD recorder, Set top box, Digital TV, Printer , USB audio devce, Digital video camera, Digital still camera,
external storage device, and Hi-Speed USB devices
相关PDF资料
PDF描述
M6XXLFXI OTHER CLOCK GENERATOR, QCC16
M300LFXIT 50 MHz, OTHER CLOCK GENERATOR, QCC16
M74HC00C1R HC/UH SERIES, QUAD 2-INPUT NAND GATE, PQCC20
M74HC157B1N HC/UH SERIES, QUAD 2 LINE TO 1 LINE MULTIPLEXER, TRUE OUTPUT, PDIP16
M74HC158C1 HC/UH SERIES, QUAD 2 LINE TO 1 LINE MULTIPLEXER, INVERTED OUTPUT, PQCC20
相关代理商/技术参数
参数描述
M66596WG#RB0Z 制造商:Renesas Electronics 功能描述:Tray 制造商:Renesas 功能描述:0
M6668 制造商:Tamura Corporation of America 功能描述:
M66700P 制造商:MITSUBISHI 制造商全称:Mitsubishi Electric Semiconductor 功能描述:DUAL HIGH-SPEED CCD CLOCK DRIVER
M66700WP 制造商:MITSUBISHI 制造商全称:Mitsubishi Electric Semiconductor 功能描述:DUAL HIGH-SPEED CCD CLOCK DRIVER
M66701P 制造商:MITSUBISHI 制造商全称:Mitsubishi Electric Semiconductor 功能描述:DUAL HIGH-SPEED CCD CLOCK DRIVER