参数资料
型号: M66596WG
元件分类: 总线控制器
英文描述: UNIVERSAL SERIAL BUS CONTROLLER, PBGA64
封装: 0.80 MM PITCH, FBGA-64
文件页数: 131/133页
文件大小: 1611K
代理商: M66596WG
M66596FP/WG
rev .1.00
2006.3.14
page 95 of 127
3.9.4
Setup of data to be transmitted using isochronous transfer in the Peripheral mode.
With isochronous data transmission using this controller at Peripheral mode, after data has been written to the
buffer memory, a data packet can be sent with the next frame in which an SOF packet is detected. This function is
called the isochronous transfer transmission data setup function, and it makes it possible to designate the frame
from which transmission began.
If a double buffer is being used for the buffer memory, transmission will be enabled for only one of the two buffers
even after the writing of data to both buffers has been completed, that buffer memory being the one to which the
data writing was completed first. For this reason, even if multiple IN tokens are received, the only buffer memory
that can be sent is one packet’s worth of data.
When an IN token is received, if the buffer memory is in the transmission enabled state, the controller transmits
the data. If the buffer memory is not in the transmission enabled state, however, a Zero-Length packet is sent and an
underrun error occurs.
Figure 3.26 shows an example of transmission using the isochronous transfer transmission data setup function
with the controller, when “IITV=0 (every frame)” has been set. Sending of a Zero-Length packet is displayed in the
illustration as “Null”, in a shaded box.
Transmission enabled state
Buffer A
Buffer B
Writing completed
Empty state
IN
Buffer A
Buffer B
Null
IN
Data-A
IN
Data-B
IN
Buffer A
Buffer B
Null
IN
Data-A
IN
Data-B
IN
Null
Transmission enabled state
Writing in
progress
Writing completed
Empty state
IN
Null
Empty state
IN
Buffer A
Buffer B
Empty state
Data-A
Received token
Sent packet
Received token
Send packet
Received token
Send packet
SOF packet
Writing in
progress
Empty state
Writing in
progress
Transmission enabled state
Empty state Writing in
progress
Writing completed
Transmission
enabled state
Empty state
Writing in
progress
Writing completed
Empty state
Writing in
progress
Writing completed
Transmission
enabled state
Empty state
Writing in
progress
Writing completed
Transmission
enabled state
Empty state
Writing in
progress
Writing completed
Empty state
Writing in
progress
Writing completed
Transmission
enabled state
Empty state
Figure 3.26 Example of data setup function operation
相关PDF资料
PDF描述
M6XXLFXI OTHER CLOCK GENERATOR, QCC16
M300LFXIT 50 MHz, OTHER CLOCK GENERATOR, QCC16
M74HC00C1R HC/UH SERIES, QUAD 2-INPUT NAND GATE, PQCC20
M74HC157B1N HC/UH SERIES, QUAD 2 LINE TO 1 LINE MULTIPLEXER, TRUE OUTPUT, PDIP16
M74HC158C1 HC/UH SERIES, QUAD 2 LINE TO 1 LINE MULTIPLEXER, INVERTED OUTPUT, PQCC20
相关代理商/技术参数
参数描述
M66596WG#RB0Z 制造商:Renesas Electronics 功能描述:Tray 制造商:Renesas 功能描述:0
M6668 制造商:Tamura Corporation of America 功能描述:
M66700P 制造商:MITSUBISHI 制造商全称:Mitsubishi Electric Semiconductor 功能描述:DUAL HIGH-SPEED CCD CLOCK DRIVER
M66700WP 制造商:MITSUBISHI 制造商全称:Mitsubishi Electric Semiconductor 功能描述:DUAL HIGH-SPEED CCD CLOCK DRIVER
M66701P 制造商:MITSUBISHI 制造商全称:Mitsubishi Electric Semiconductor 功能描述:DUAL HIGH-SPEED CCD CLOCK DRIVER