- 您现在的位置：买卖IC网 > PDF目录45052 > M66596WG UNIVERSAL SERIAL BUS CONTROLLER, PBGA64 PDF资料下载
参数资料
| 型号： | M66596WG |
| 元件分类： | 总线控制器 |
| 英文描述： | UNIVERSAL SERIAL BUS CONTROLLER, PBGA64 |
| 封装： | 0.80 MM PITCH, FBGA-64 |
| 文件页数： | 76/133页 |
| 文件大小： | 1611K |
| 代理商： | M66596WG |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页第63页第64页第65页第66页第67页第68页第69页第70页第71页第72页第73页第74页第75页当前第76页第77页第78页第79页第80页第81页第82页第83页第84页第85页第86页第87页第88页第89页第90页第91页第92页第93页第94页第95页第96页第97页第98页第99页第100页第101页第102页第103页第104页第105页第106页第107页第108页第109页第110页第111页第112页第113页第114页第115页第116页第117页第118页第119页第120页第121页第122页第123页第124页第125页第126页第127页第128页第129页第130页第131页第132页第133页
M66596FP/WG
rev .1.00
2006.3.14
page 45 of 127
Pipe configuration register [PIPECFG]
<Address: 66H>
15
14
13
12
11
10
9
8
7
6
5
4
3
2
1
0
TYPE
BFRE
DBLB CNTMD SHTNAK
DIR
EPNUM
0
?
0
-
0
-
0
-
0
-
0
?
0
-
0
-
0
-
0
-
0
-
0
Bit
Name
Function
S/W
H/W
Note
15-14 TYPE
Transfer type
00: Pipe use disabled
01: Bulk transfer
10: Interrupt transfer
11: Isochronous transfer
R/W
R
13-11 Nothing is placed here. These should be fixed at “0”.
10
BFRE
BRDY interrupt operation specified
0: BRDY interrupt upon sending or receiving of
data
1: BRDY interrupt upon reading of data
R/W
R
9
DBLB
Double buffer mode
0: Single buffer
1: Double buffer
R/W
R
8
CNTMD
Continuous transfer mode
0: Non-continuous transfer mode
1: Continuous transfer mode
R/W
R
7
SHTNAK
Pipe disabled at end of transfer
0: Pipe continued at end of transfer
1: Pipe disabled at end of transfer
R/W
R
6-5 Nothing is placed here. These should be fixed at “0”.
4
DIR
Transfer direction
0: Receiving (OUT transfer)
1: Sending (IN transfer)
R/W
R
3-0 EPNUM
End point number
Specifies the end point number for the pertinent
pipe
R/W
R
<<Notes>>
*2) By the pipe number selected in the PIPESEL bit of a PIPESEL register, the value can be set as follows.
When using PIPE1-5, this bit can select "TYPE=00", "TYPE=01", or "TYPE=11".
When using PIPE6-7, this bit should be set "TYPE=10".
*3) If "BFRE=1” is set, BRDY interrupts are not generated when the buffer is set to the data writing direction.
*4) The DBLB bit is valid when PIPE1-5 are selected.
The procedure to change the DBLB bit for a PIPE is as following;
(a) Single buffer to double buffer (“DBLB=0” to “DBLB=”1”);
Set the PID bit to “NAK” for the pertinent pipe
→ “ACLRM=1” → (wait at least 100ns) → “ACLRM=0”
→ “DBLB=”1” → Set the PID bit to “BUF” for the pipe
(b) Double buffer to singlee buffer (“DBLB=1” to “DBLB=”0”);
Set the PID bit to “NAK” for the pertinent pipe
→ “DBLB=”0” → “ACLRM=1” → (wait at least 100ns) →
“ACLRM=0”
→ Set the PID bit to “BUF” for the pipe
*5) The CNTMD bit is valid when bulk transfer (“TYPE=01”) is selected using PIPE1-5. “CNTMD=1” should not be
set when isochronous transfer has been selected (“TYPE=11”).
The CNTMD bit should not be set “1” for PIPE6-7.
相关PDF资料 |
PDF描述 |
|---|---|
| M6XXLFXI | OTHER CLOCK GENERATOR, QCC16 |
| M300LFXIT | 50 MHz, OTHER CLOCK GENERATOR, QCC16 |
| M74HC00C1R | HC/UH SERIES, QUAD 2-INPUT NAND GATE, PQCC20 |
| M74HC157B1N | HC/UH SERIES, QUAD 2 LINE TO 1 LINE MULTIPLEXER, TRUE OUTPUT, PDIP16 |
| M74HC158C1 | HC/UH SERIES, QUAD 2 LINE TO 1 LINE MULTIPLEXER, INVERTED OUTPUT, PQCC20 |
相关代理商/技术参数 |
参数描述 |
|---|---|
| M66596WG#RB0Z | 制造商:Renesas Electronics 功能描述:Tray 制造商:Renesas 功能描述:0 |
| M6668 | 制造商:Tamura Corporation of America 功能描述: |
| M66700P | 制造商:MITSUBISHI 制造商全称:Mitsubishi Electric Semiconductor 功能描述:DUAL HIGH-SPEED CCD CLOCK DRIVER |
| M66700WP | 制造商:MITSUBISHI 制造商全称:Mitsubishi Electric Semiconductor 功能描述:DUAL HIGH-SPEED CCD CLOCK DRIVER |
| M66701P | 制造商:MITSUBISHI 制造商全称:Mitsubishi Electric Semiconductor 功能描述:DUAL HIGH-SPEED CCD CLOCK DRIVER |
发布紧急采购，3分钟左右您将得到回复。