收藏本站
参数资料
型号： M66596WG
元件分类： 总线控制器
英文描述： UNIVERSAL SERIAL BUS CONTROLLER, PBGA64
封装： 0.80 MM PITCH, FBGA-64
文件页数： 106/133页
文件大小： 1611K
代理商： M66596WG
M66596FP/WG
rev .1.00
2006.3.14
page 72 of 127
3.3 Pipe control
Table 3.11 shows the pipe setting items of the controller. With USB data transfers, data communication has to be
carried out using the logic pipe called the end point. This controller has eight pipes that are used for data transfers.
Settings should be entered for each of the pipes in conjunction with the specifications of the user system.
Table 3.11 Pipe setting items
Register
name
Bit name
Setting contents
Note
TYPE
Specifies the transfer
type
Please refer to Chapter
3.3.1 Transfer types
BFRE
Selects the BRDY
interrupt mode
PIPE1-5: Can be set
Please refer to Chapters 3.4.3.5
and 3.4.3.6
.
DBLB
Selects a single or double
buffer
PIPE1-5: Can be set
Please refer to Chapter 3.4.1.5
.
CNTMD
Selects continuous
transfer or
non-continuous transfer
DCP: Can be set
PIPE1-2: Can be set (can be set only when bulk transfer has
been selected)
PIPE3-5: Can be set
With continuous transmission and reception, the buffer size
should be set to an integer multiple of the payload.
Please refer to Chapter 3.4.1.6
.
DIR
Selects transfer direction
(reading or writing)
IN or OUT can be set.
Please refer to Chapter 3.4.2.1
(DCP is controlled by ISEL).
EPNUM
End point number
Please refer to Chapter
3.3.2 End point number.
DCPCFG
PIPECFG
SHTNAK
Selects disabled state for
pipe when transfer ends
PIPE1-2: Can be set (can be set only when bulk transfer has
been selected)
PIPE3-5: Can be set
Please refer to Chapter
3.3.7 Auto NAK function.
BUFSIZE
Buffer memory size
DCP: Cannot be set (fixed at 256 bytes)
PIPE1-5: Can be set (can be specified up to a maximum of 2
KB in 64-byte units)
PIPR6-7: Cannot be set (fixed at 64 bytes)
Please refer to Chapter 3.4.1
PIPEBUF
BUFNMB
Buffer memory number
DCP: Cannot be set (areas fixed at 0-3)
PIPE1-5: Can be set (can be specified in areas 6-4F)
PIPE6-7: Cannot be set (areas fixed at 4-5)
Please refer to Chapter 3.4.1.
DCPMAXP
PIPEMAXP
MXPS
Maximum packet size
Please refer to Chapter
3.3.3 Maximum packet size setting
IFIS
Buffer Flush
PIPE1-2: Can be set (only when isochronous transfer has been
selected)
PIPE3-7: Cannot be set
Please refer to Chapter 3.9.5.
PIPEPERI
IITV
Interval Counter
PIPE1-2: Can be set (only when isochronous transfer has been
selected)
PIPE3-7: Cannot be set
Please refer to Chapter 3.9.3.
BSTS
Buffer Status
Please refer to Chapter 3.4.1.1
(also related to DIR / ISEL)
INBUFM
IN Buffer Monitor
Please refer to Chapter 3.4.1.1
(also related to DIR / ISEL)
ACLRM
Auto Buffer Clear
Enabled / disabled setting can be set when buffer memory
reading is set.
Please refer to Chapter 3.4.1.4
.
SQCLR
Sequence Clear
Clears the data toggle bit.
Please refer to Chapter
3.3.6 Data PID sequence bit.
SQSET
Sequence Set
Sets the data toggle bit.
Please refer to Chapter
3.3.6 Data PID sequence bit.
SQMON
Sequence Confirm
Confirms the data toggle bit.
Please refer to Chapter
3.3.6 Data PID sequence bit.
DCPCTR
PIPExCTR
PID
Response PID
Please refer to Chapter
3.3.4 Response PID.
相关PDF资料
PDF描述
M6XXLFXI OTHER CLOCK GENERATOR, QCC16
M300LFXIT 50 MHz, OTHER CLOCK GENERATOR, QCC16
M74HC00C1R HC/UH SERIES, QUAD 2-INPUT NAND GATE, PQCC20
M74HC157B1N HC/UH SERIES, QUAD 2 LINE TO 1 LINE MULTIPLEXER, TRUE OUTPUT, PDIP16
M74HC158C1 HC/UH SERIES, QUAD 2 LINE TO 1 LINE MULTIPLEXER, INVERTED OUTPUT, PQCC20
相关代理商/技术参数
参数描述
M66596WG#RB0Z 制造商:Renesas Electronics 功能描述:Tray 制造商:Renesas 功能描述:0
M6668 制造商:Tamura Corporation of America 功能描述:
M66700P 制造商:MITSUBISHI 制造商全称:Mitsubishi Electric Semiconductor 功能描述:DUAL HIGH-SPEED CCD CLOCK DRIVER
M66700WP 制造商:MITSUBISHI 制造商全称:Mitsubishi Electric Semiconductor 功能描述:DUAL HIGH-SPEED CCD CLOCK DRIVER
M66701P 制造商:MITSUBISHI 制造商全称:Mitsubishi Electric Semiconductor 功能描述:DUAL HIGH-SPEED CCD CLOCK DRIVER
发布紧急采购，3分钟左右您将得到回复。

采购需求

(若只采购一条型号，填写一行即可)

发布成功！您可以继续发布采购。也可以进入我的后台，查看报价

发布成功！您可以继续发布采购。也可以进入我的后台，查看报价

*型号 *数量 厂商 批号 封装
添加更多采购

我的联系方式

*
*
*