- 您现在的位置：买卖IC网 > PDF目录45052 > M66596WG UNIVERSAL SERIAL BUS CONTROLLER, PBGA64 PDF资料下载
参数资料
| 型号： | M66596WG |
| 元件分类： | 总线控制器 |
| 英文描述： | UNIVERSAL SERIAL BUS CONTROLLER, PBGA64 |
| 封装： | 0.80 MM PITCH, FBGA-64 |
| 文件页数： | 86/133页 |
| 文件大小： | 1611K |
| 代理商： | M66596WG |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页第63页第64页第65页第66页第67页第68页第69页第70页第71页第72页第73页第74页第75页第76页第77页第78页第79页第80页第81页第82页第83页第84页第85页当前第86页第87页第88页第89页第90页第91页第92页第93页第94页第95页第96页第97页第98页第99页第100页第101页第102页第103页第104页第105页第106页第107页第108页第109页第110页第111页第112页第113页第114页第115页第116页第117页第118页第119页第120页第121页第122页第123页第124页第125页第126页第127页第128页第129页第130页第131页第132页第133页
M66596FP/WG
rev .1.00
2006.3.14
page 54 of 127
3.1.7.4 Recovering from the low-power sleep state
If any of the events noted below occurs from the low-power sleep state, the controller notifies the CPU through the
INT_N
pin. The interrupt factor related to those events should be enabled, before sofware sets the controller to the
low-power sleep state.
VBUS detection
: If a change in the VBUS pin was detected in the low-power sleep state
RESUME detection
: If a change in the state of the USB bus (J-State to K-State or SE0)was detected
when the state shifted from the suspended state to the low-power sleep state in the
Peripheral mode.
BUS CHANGE detection : If a change in the state of the USB bus was detected when the state to the
low-power sleep state state during the suspended state
When the PCSE bit of INTENB1 register is set to "0", the low-power sleep state is also canceled by the operations
noted below, and the controller returns to the normal operating state.
Dummy writing to the 0x7E address of the controller (no actual writing is
done to this address).
When the system has returned from the low-power sleep state to the normal state, some of the controller registers
need to be returned to the values in effect prior to the transition to the low-power sleep state. Of the registers for
which the settings have to be returned, special registers are available that are used for re-setting data in the
read-only registers.
Table 3.6 shows the re-settings for the read-only registers for which the settings have to be returned.
Table 3.6 Re-settings for read-only registers for which settings have to be returned
Register
Bit
Method for re-setting registers
DVSTCTR
RHST
INTSTS0
DVSQ
Setting the USB communication speed and device state using the STSRECOV bit
of the RECOVER register before shifting to the low-power sleep state recovers the
values for the RHST bit and DVSQ bit.
RECOVER
USBADDR
The USB device address prior to the shift to the low-power sleep state is set in the
USBADDR bit of the RECOVER register.
PIPExCTR
SQMON
The sequence toggle bits for the various pipes prior to the low-power sleep state
are set using the SQSET bit or the SQCLR bit of PIPExCTR. *1)
*1) The SQMON bit of the DCPCTR register is initialized when the SETUP stage ends, so it is not necessary to
return to the state in effect prior to the normal operating state.
3.1.7.5 Recovering from the clock stop state
If any of the events noted below occurs from the clock stop state, the controller notifies the CPU through the INT_N
pin. The interrupt factor related to those events should be enabled, before sofware sets the controller to the clock stop
state.
VBUS detection
: If a change in the VBUS pin was detected in the clock stop state.
RESUME detection
: In the suspended state of Peripheral mode if a change in the state of the USB bus
(J-State to K-State/SE0)was detected.
BUS CHAGE detection : If a change in the state of the USB bus was detected. It is used when detecting attach
a peripheral , detach a perripheral, and Remote Wake Up in the Host mode.
3.1.7.6 Auto clock supply function
This controller is equipped with an auto clock supply function. With the auto clock supply function, the controller
automatically implements a series of sequence control operations, from the oscillation stabilization standby timing to
the supply of the internal clock, when the system is returning from the low-power sleep state or from the clock stop
mode to the normal operating state. This function is enbaled by setting “1” for the ATCKM bit of the SYSCFG
register and following events are occur.. For information on specific register control, please refer to Chapter
-
RESUME detection
In the suspended state of Peripheral mode if a change in the state of the USB bus (J-State to
K-State/SE0)was detected.
-
If Software set “XCKE=1” of SYSCFG register.
相关PDF资料 |
PDF描述 |
|---|---|
| M6XXLFXI | OTHER CLOCK GENERATOR, QCC16 |
| M300LFXIT | 50 MHz, OTHER CLOCK GENERATOR, QCC16 |
| M74HC00C1R | HC/UH SERIES, QUAD 2-INPUT NAND GATE, PQCC20 |
| M74HC157B1N | HC/UH SERIES, QUAD 2 LINE TO 1 LINE MULTIPLEXER, TRUE OUTPUT, PDIP16 |
| M74HC158C1 | HC/UH SERIES, QUAD 2 LINE TO 1 LINE MULTIPLEXER, INVERTED OUTPUT, PQCC20 |
相关代理商/技术参数 |
参数描述 |
|---|---|
| M66596WG#RB0Z | 制造商:Renesas Electronics 功能描述:Tray 制造商:Renesas 功能描述:0 |
| M6668 | 制造商:Tamura Corporation of America 功能描述: |
| M66700P | 制造商:MITSUBISHI 制造商全称:Mitsubishi Electric Semiconductor 功能描述:DUAL HIGH-SPEED CCD CLOCK DRIVER |
| M66700WP | 制造商:MITSUBISHI 制造商全称:Mitsubishi Electric Semiconductor 功能描述:DUAL HIGH-SPEED CCD CLOCK DRIVER |
| M66701P | 制造商:MITSUBISHI 制造商全称:Mitsubishi Electric Semiconductor 功能描述:DUAL HIGH-SPEED CCD CLOCK DRIVER |
发布紧急采购，3分钟左右您将得到回复。