参数资料
型号: CORE10/100-RM
厂商: Microsemi SoC
文件页数: 34/106页
文件大小: 0K
描述: IP CORE10/100 ETHERNET MAC
标准包装: 1
系列: *
Software Interface
Table 4-16 · Operation Mode Register Bit Functions (continued)
Core10100 v4.0
34
Bit
CSR6.13
CSR6.9
CSR6.7
CSR6.6
CSR6.4
CSR6.3
CSR6.2
Symbol
ST
FD
PM
PR
IF
PB
HO
Function
Start/stop transmit command
Setting this bit when the transmit process is in a stopped state causes a transition into
a running state. In the running state, Core10100 checks the transmit descriptor at a
current descriptor list position. If Core10100 owns the descriptor, then the data starts
to transfer from memory into the internal transmit FIFO. If the host owns the
descriptor, Core10100 enters a suspended state.
Clearing this bit when the transmit process is in a running or suspended state
instructs Core10100 to enter the stopped state.
Core10100 does not go into the stopped state immediately after clearing the ST bit; it
will finish the transmission of the frame data corresponding to current descriptor and
then moves to stopped state.
The status bits of the CSR5 register should be read to check the actual transmit
operation state. Before giving the Stop Transmit command, the transmit state
machine in CSR5 can be checked. If the Transmission State machine is in
SUSPENDED state, the Stop Transmit command can be given so that complete
frame transmission by MAC is ensured.
Full-duplex mode:
0 – Half-duplex mode
1 – Forcing full-duplex mode
Changing of this bit is allowed only when both the transmitter and receiver processes
are in the stopped state.
Pass all multicast
When set, all frames with multicast destination addresses will be received, regardless
of the address check result.
Promiscuous mode
When set, all frames will be received regardless of the address check result. An
address check is not performed.
Inverse filtering (read-only)
If this bit is set when working in a perfect filtering mode, the receiver performs an
inverse filtering during the address check process.
The “filtering type” bits of the setup frame determine the state of this bit.
Pass bad frames
When set, Core10100 transfers all frames into the data buffers, regardless of the
receive errors. This allows the runt frames, collided fragments, and truncated frames
to be received.
Hash-only filtering mode (read-only)
When set, Core10100 performs an imperfect filtering over both the multicast and
physical addresses.
The “filtering type” bits of the setup frame determine the state of this bit.
v4.0
相关PDF资料
PDF描述
M3CMK-2040K IDC CABLE - MKC20K/MC20F/MCG20K
M3AMK-2040K IDC CABLE - MSC20K/MC20F/MCG20K
M3UUK-4020K IDC CABLE - MKS40K/MC40F/MKS40K
BQ26221PWG4 IC BATTERY MONITOR HP 8-TSSOP
MAX6328UR29+T IC MPU/RESET CIRC 2.93V SOT23-3
相关代理商/技术参数
参数描述
CORE10GMAC-OM 功能描述:HW/SW/OTHER 制造商:microsemi corporation 系列:* 零件状态:在售 标准包装:1
CORE10GMAC-OMFL 功能描述:HW/SW/OTHER 制造商:microsemi corporation 系列:* 零件状态:在售 标准包装:1
CORE12X4 制造商:Bogen Communications 功能描述:12 X 4 MATRIX CONTROLLER
CORE1553BBC-AN 功能描述:IP MODULE CORE1553 BUS CTLR RoHS:否 类别:编程器,开发系统 >> 软件 系列:* 标准包装:1 系列:ISE® 设计套件 类型:订阅 适用于相关产品:Xilinx FPGAs 其它名称:Q4986209T1081384
CORE1553BBC-AR 功能描述:IP MODULE CORE1553 BUS CTLR RoHS:否 类别:编程器,开发系统 >> 软件 系列:* 标准包装:1 系列:ISE® 设计套件 类型:订阅 适用于相关产品:Xilinx FPGAs 其它名称:Q4986209T1081384