参数资料
型号: CORE10/100-RM
厂商: Microsemi SoC
文件页数: 97/106页
文件大小: 0K
描述: IP CORE10/100 ETHERNET MAC
标准包装: 1
系列: *
C
List of Document Changes
The following table lists critical changes that were made in the current version of the document.
Previous
Version
v3.1
Changes in Current Version (v4.0)
The core name Core10/100 was changed to Core10100, and Core10/100-AHB was changed to Core10100_AHB.
The core version was changed from v3.2 to v4.0.
Figure 1 · Core10100 Block Diagram and Figure 2 · Typical Core10100 Application were updated to change MII to
RMII/MII.
Instances of CoreConsole were changed to SmartDesign throughout the document.
Table 7 · Parameter Settings was revised to update the TFIFODEPTH and RFIFODEPTH values. A row was
added for RMII. The DATADEPTH parameter value was changed to 20 for the 8-bit cores.
Figure 1-1 · Core 10100 Architecture and Figure 1-2 · Core10100_AHBAPB Architecture were revised to add an
MII to RMII block.
The “CSR – Control/Status Register Logic” section was revised to remove reference to the power management
functionality of Core10100.
The “Licensing” section was revised to remove the Evaluation version. The CoreConsole section was removed.
within SmartDesign replaced previous figures of configuration in CoreConsole. The “Importing into Libero IDE”
section and “Simulation Flows” section were updated. The “Synthesis in Libero IDE” section is new.
The introduction to the “Interface Descriptions” section was revised to list interfaces as CSR and AMBA instead of
legacy, AHB, and APB.
ProASIC3L was added to the values for the FAMILY parameter in Table 3-1 · Core10100 Parameters . A default
value column was added. The acceptable values were revised for the following parameters: DATADEPTH,
TCDEPTH, RCDEPTH, TFIFODEPTH, and RFIFODEPTH. The description was revised for TCDEPTH
and RCDEPTH.
A default value column was added to Table 3-2 · Core10100_AHBAPB Parameters . Acceptable values were revised
for the following parameters: AHB_AWIDTH, TCDEPTH, RCDEPTH, TFIFODEPTH, and
RFIFODEPTH. The description was revised for TCDEPTH and RCDEPTH.
The section title “Legacy Interface Signals” was changed to “CSR Interface Signals” . Table 3-3 · Core10100 Signals
and Table 3-4 · Signals Included in Core10100 and Core10100_AHBAPB were revised to change signal names to
all capital letters. The subheading “MII PHY Interface” in Table 3-4 was revised and is now “RMII/MII PHY
Interface.” Three signal names changed: rxer to RX_ER, rxdv to RX_DV, and txen to TX_EN. The descriptions
were revised to include RMII for RMII_CLK and CRS_DV. The descriptions for CLKT, CLKR, RX_ER,
RXD,TXD, and RMII_CLK were revised in Table 3-4 · Signals Included in Core10100 and
Table 3-5 · Core10100_AHBAPB Signals was moved to the end of the chapter.
The reset value for CSR9 was changed to FFF483FFH in Table 4-1 · CSR Locations .
The permissible values were changed for PBL in Table 4-3 · Bus Mode Register Bit Functions . 1 and 2 are no
longer permissible values.
v4.0
Page
N/A
N/A
78
1112
1518
2224
97
相关PDF资料
PDF描述
M3CMK-2040K IDC CABLE - MKC20K/MC20F/MCG20K
M3AMK-2040K IDC CABLE - MSC20K/MC20F/MCG20K
M3UUK-4020K IDC CABLE - MKS40K/MC40F/MKS40K
BQ26221PWG4 IC BATTERY MONITOR HP 8-TSSOP
MAX6328UR29+T IC MPU/RESET CIRC 2.93V SOT23-3
相关代理商/技术参数
参数描述
CORE10GMAC-OM 功能描述:HW/SW/OTHER 制造商:microsemi corporation 系列:* 零件状态:在售 标准包装:1
CORE10GMAC-OMFL 功能描述:HW/SW/OTHER 制造商:microsemi corporation 系列:* 零件状态:在售 标准包装:1
CORE12X4 制造商:Bogen Communications 功能描述:12 X 4 MATRIX CONTROLLER
CORE1553BBC-AN 功能描述:IP MODULE CORE1553 BUS CTLR RoHS:否 类别:编程器,开发系统 >> 软件 系列:* 标准包装:1 系列:ISE® 设计套件 类型:订阅 适用于相关产品:Xilinx FPGAs 其它名称:Q4986209T1081384
CORE1553BBC-AR 功能描述:IP MODULE CORE1553 BUS CTLR RoHS:否 类别:编程器,开发系统 >> 软件 系列:* 标准包装:1 系列:ISE® 设计套件 类型:订阅 适用于相关产品:Xilinx FPGAs 其它名称:Q4986209T1081384