参数资料
型号: CORE10/100-RM
厂商: Microsemi SoC
文件页数: 98/106页
文件大小: 0K
描述: IP CORE10/100 ETHERNET MAC
标准包装: 1
系列: *
List of Document Changes
Core10100 v4.0
Previous
Version
v3.1
(cont ’d)
v3.0
v2.3
v2.2
98
Changes in Current Version (v4.0)
The function for TTM was revised to add information about RMII mode in Table 4-16 · Operation Mode Register
In Table 4-23 · MII Management and Serial ROM Interface Register (CSR9), MII was changed to MDEN.
The title of Figure 4-1 · I/O Tristate Buffer Connections was changed from “External Tristate Buffer Connections.”
The function for CON was revised to add information about when the bit should be written in Table 4-26
The description for RX_ER was revised in Table 4-40 · External PHY Interface Signals .
The “MII to RMII Interface” section was revised to state the internal clock net CLK_TX_RX must be assigned to
a global clock network. The CLK_TX_RX was added to Figure 4-16 · MII_TO_RMII Internal Architecture .
The “Core10100-RMII Interface” section is new.
The Verification Testbench section was removed. References to the Evaluation release of Core10100 were removed
The “Usage with Cortex?-M1” section replaced the “Usage with CoreMP7” section.
The “Software Drivers” chapter of the handbook was deleted. It contained only the following text: “Example
software drivers are available from Actel for Core10100. Contact Actel Technical Support for information
The “Verification Tests Description” Appendix was removed.
All references to the Core100100 datasheet were removed, as it has been superseded by the Core10100 Handbook.
The “Memory Blocks” section was updated to add information on the MII and RMII.
The RMII parameter was added to Table 3-1 · Core10100 Parameters and Table 3-2 · Core10100_AHBAPB
The RMII_CLK and CRS_DV signals were added to Table 3-4 · Signals Included in Core10100 and
The descriptions for CSR6.13 and CSR6.1 were updated in Table 4-16 · Operation Mode Register Bit Functions .
The description for CSR8.(15..0) was updated in Table 4-22 · Missed Frames and Overflow Counter Bit Functions .
A new sentence was added to the end of the “MAC Address and Setup Frames” section regarding setup frame
buffer size.
The first three rows of Table 4-38 · Perfect Filtering Setup Frame Buffer were revised.
The sentence, “Before writing to CSR4, the MAC must be in a stopped state” was added to the “Transmit Process”
section . The sentence, “Before writing to CSR3, the MAC must be in a stopped state” was added to the “Receive
Process” section . A sentence was also added to clarify when the receive state machine goes into a stopped state.
The following sentence was added to the “Receive Address Filtering” section : “To receive the broadcast frame, the
hash table bit corresponding to the broadcast address CRC value should be set.”
The “Steps for Calculating CRC with Hash Filtering” section is new.
The “MII to RMII Interface” section is new.
The “Supported Device Families” section was added and the “Memory Requirements” section was updated to
include ProASIC3L.
v4.0
Page
N/A
N/A
N/A
相关PDF资料
PDF描述
M3CMK-2040K IDC CABLE - MKC20K/MC20F/MCG20K
M3AMK-2040K IDC CABLE - MSC20K/MC20F/MCG20K
M3UUK-4020K IDC CABLE - MKS40K/MC40F/MKS40K
BQ26221PWG4 IC BATTERY MONITOR HP 8-TSSOP
MAX6328UR29+T IC MPU/RESET CIRC 2.93V SOT23-3
相关代理商/技术参数
参数描述
CORE10GMAC-OM 功能描述:HW/SW/OTHER 制造商:microsemi corporation 系列:* 零件状态:在售 标准包装:1
CORE10GMAC-OMFL 功能描述:HW/SW/OTHER 制造商:microsemi corporation 系列:* 零件状态:在售 标准包装:1
CORE12X4 制造商:Bogen Communications 功能描述:12 X 4 MATRIX CONTROLLER
CORE1553BBC-AN 功能描述:IP MODULE CORE1553 BUS CTLR RoHS:否 类别:编程器,开发系统 >> 软件 系列:* 标准包装:1 系列:ISE® 设计套件 类型:订阅 适用于相关产品:Xilinx FPGAs 其它名称:Q4986209T1081384
CORE1553BBC-AR 功能描述:IP MODULE CORE1553 BUS CTLR RoHS:否 类别:编程器,开发系统 >> 软件 系列:* 标准包装:1 系列:ISE® 设计套件 类型:订阅 适用于相关产品:Xilinx FPGAs 其它名称:Q4986209T1081384