参数资料
| 型号： | IP-POSPHY4 |
| 厂商： | Altera |
| 文件页数： | 115/144页 |
| 文件大小： | 0K |
| 描述： | IP POS-PHY L4 |
| 标准包装： | 1 |
| 系列： | * |
| 类型： | MegaCore |
| 功能： | POS-PHY 4 级接口，链路层/物理层 |
| 许可证： | 初始许可证 |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页第63页第64页第65页第66页第67页第68页第69页第70页第71页第72页第73页第74页第75页第76页第77页第78页第79页第80页第81页第82页第83页第84页第85页第86页第87页第88页第89页第90页第91页第92页第93页第94页第95页第96页第97页第98页第99页第100页第101页第102页第103页第104页第105页第106页第107页第108页第109页第110页第111页第112页第113页第114页当前第115页第116页第117页第118页第119页第120页第121页第122页第123页第124页第125页第126页第127页第128页第129页第130页第131页第132页第133页第134页第135页第136页第137页第138页第139页第140页第141页第142页第143页第144页
Appendix A: Start-Up Sequence
A–5
Troubleshooting
data output, and the phase relation can be selected. There are notes on how to
do this in the top-level file. In either case the functional simulation models
need to be refreshed using the tool command language (Tcl) script provided.
for details.
■
This issue could be jitter related. Try adjusting the bandwidth of the PLLs. In
the fast PLLs, embedded in the ALTLVDS megafunction, this is done by adding
a pll_bandwidth_type parameter to the ALTLVDS instance. This parameter
can be low , medium , high , and defaults to auto , which should be high . The
following code is a Verilog HDL code example:
altlvds_rx_component.pll_bandwidth_type = "low"
■
Ensure the LVDS input pins have differential termination resistors. Some
devices do not contain internal termination resistors (check the device
datasheet), so you must place the 100 ohm resistors externally. For Altera
development kits, ensure you mount the termination resistors on the board.
6. Receiver (particularly third-party receivers) detects protocol errors related to burst
length. The following tips may prove useful:
■
■
If the transmitter is an embedded address variation, ensure that bursts are
written into the FIFO buffer in multiples of ctl_td_burstlen, or eop
terminated.
Ensure that ctl_td_burstlen is less than the buffer size.
7. Throughput is lower than expected. The following tips may prove useful:
■
■
■
■
■
■
Understand quantization effects and choose transmitter mode (lite or non-lite),
data path width, and clock frequencies appropriate for your packet size and
throughput needs.
Ensure all clocks are operating at their specified frequencies.
Ensure transmitter queue(s) always has data, otherwise factor into expectation.
Ensure receiver queue(s) always has space, otherwise factor into expectation.
Ensure status is sent or received as expected, which includes checking
stat_ts_sync , stat_td_holb , ctl_ts_status_mode , ctl_ry_fifostatoverride ,
ctl_ry_ae and ctl_ty_af .
Ensure credits ( ctl_td_mb1 and ctl_td_mb2 ) are large enough that they do not
run out between status updates.
Issues and Tips—Miscellaneous
Miscellaneous unexpected behavior:
■
■
■
■
Ensure all clocks are up and operating at their specified frequencies.
Ensure all resets have been asserted, and released only after clock stabilization.
Ensure all signals connected to the MegaCore function are driven or sampled with
the appropriate clock.
Ensure all parameters are set as specified.
May 2013
Altera Corporation
POS-PHY Level 4 MegaCore Function User Guide
相关PDF资料 |
PDF描述 |
|---|---|
| IP-RIOPHY | IP RAPID I/O |
| IP-RLDRAMII | IP RLDRAM II CONTROLLER |
| IP-RSDEC | IP REED-SOLOMON DECODER |
| IP-SDI | IP VIDEO INTERFACE - SDI |
| IP-SDRAM/DDR2 | IP DDR2 SDRAM CONTROLLER |
相关代理商/技术参数 |
参数描述 |
|---|---|
| IPPS054193X | 功能描述:保险丝 800A 1000V 3GKN/75 RoHS:否 制造商:Littelfuse 产品:Surface Mount Fuses 电流额定值:0.5 A 电压额定值:600 V 保险丝类型:Fast Acting 保险丝大小/组:Nano 尺寸:12.1 mm L x 4.5 mm W 安装风格: 端接类型:SMD/SMT 系列:485 |
| IP-QDRII/UNI | 功能描述:开发软件 QDRII SRAM Control MegaCore RoHS:否 制造商:Atollic Inc. 产品:Compilers/Debuggers 用于:ARM7, ARM9, Cortex-A, Cortex-M, Cortex-R Processors |
| IPR-100GEMAC | 功能描述:开发软件 100G Ethernet Mac MegaCore RENEWAL RoHS:否 制造商:Atollic Inc. 产品:Compilers/Debuggers 用于:ARM7, ARM9, Cortex-A, Cortex-M, Cortex-R Processors |
| IPR-100GEMACPHY | 功能描述:开发软件 100 Gb Ethernet MAC PHY MegaCore RENEWAL RoHS:否 制造商:Atollic Inc. 产品:Compilers/Debuggers 用于:ARM7, ARM9, Cortex-A, Cortex-M, Cortex-R Processors |
| IPR-100GEPHY | 功能描述:开发软件 100G Ethernet Phy MegaCore RENEWAL RoHS:否 制造商:Atollic Inc. 产品:Compilers/Debuggers 用于:ARM7, ARM9, Cortex-A, Cortex-M, Cortex-R Processors |
发布紧急采购，3分钟左右您将得到回复。