参数资料
| 型号： | IP-POSPHY4 |
| 厂商： | Altera |
| 文件页数： | 36/144页 |
| 文件大小： | 0K |
| 描述： | IP POS-PHY L4 |
| 标准包装： | 1 |
| 系列： | * |
| 类型： | MegaCore |
| 功能： | POS-PHY 4 级接口，链路层/物理层 |
| 许可证： | 初始许可证 |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页当前第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页第63页第64页第65页第66页第67页第68页第69页第70页第71页第72页第73页第74页第75页第76页第77页第78页第79页第80页第81页第82页第83页第84页第85页第86页第87页第88页第89页第90页第91页第92页第93页第94页第95页第96页第97页第98页第99页第100页第101页第102页第103页第104页第105页第106页第107页第108页第109页第110页第111页第112页第113页第114页第115页第116页第117页第118页第119页第120页第121页第122页第123页第124页第125页第126页第127页第128页第129页第130页第131页第132页第133页第134页第135页第136页第137页第138页第139页第140页第141页第142页第143页第144页
3–14
Chapter 3: Parameter Settings
Protocol Parameters
For individual buffers far-end transmitter variations, changing calendars does not
cause the credit table to be flushed, thus a port may not immediately be disabled if it
still has credits. It is up to the user logic to flush the receiver and transmitter buffers
prior to changing the calendar-select word. Otherwise, data may become stranded.
Each calendar can have independent values for calendar length and calendar
multiplier.
Transmitter Options
The Burst unit size sets the unit size in bytes for burst transfers and controls the
smallest burst transmitted. The valid range for this parameter is from 16 to 1,024
bytes, in 16-byte granularity.
1
1
The burst unit size multiplier does not limit the maximum burst length, and does not
force control word insertion. Instead, use the Burst limit parameter.
When the data path width is equal to 128 bits and the lite transmitter feature is turned
off, the unit size is 32 bytes, up to 1,024 bytes in 32-byte granularity.
The MaxBurst1 parameter allows you to select the maximum number of credits—
burst unit size to 2,032 bytes—that can be transmitted when the adjacent device’s
FIFO buffer is starving.
The MaxBurst2 parameter allows you to select the maximum number of credits—
burst unit size to 2,032 bytes—that can be transmitted when the adjacent device’s
FIFO buffer is hungry.
The MaxBurst1 and MaxBurst2 parameters do not limit the maximum burst length,
and do not force control word insertion.
The MaxBurst1 and MaxBurst2 parameters are used by the transmit scheduler, thus
they apply only to the individual buffers mode.
MaxBurst2 must be less than or equal to MaxBurst1 ; MaxBurst1 and MaxBurst2 must
be greater than or equal to burst unit size.
f Refer to Figure 3–5 on page 3–16 for the relation of AE and AF.
You can enter the Burst limit only when you turn on Burst Limit Enable . The Burst
limit sets the maximum burst size, in bytes, to be sent by the transmitter, and
guarantees that the transmitter does not send bursts longer than the burst limit (a
control word is inserted at the end of the burst limit). Burst limit values are restricted
to multiples of burst unit size. Depending on other transmitter parameters, the values
may be limited to a minimum value. IP Toolbench only allows valid burst limit
values.
The Maximum training sequence interval ( MaxT ) allows you to select the interval at
which the training sequence occurs—16 to 65,535 bytes. The training sequence is
scheduled to be inserted after the MaxT counter expires, but is not actually inserted
until the burst that is sent is complete. Therefore, the time between training pattern
insertions is no less than the value of the MaxT parameter, and no more than the value
of the MaxT parameter plus the burst unit size.
POS-PHY Level 4 MegaCore Function User Guide
May 2013 Altera Corporation
相关PDF资料 |
PDF描述 |
|---|---|
| IP-RIOPHY | IP RAPID I/O |
| IP-RLDRAMII | IP RLDRAM II CONTROLLER |
| IP-RSDEC | IP REED-SOLOMON DECODER |
| IP-SDI | IP VIDEO INTERFACE - SDI |
| IP-SDRAM/DDR2 | IP DDR2 SDRAM CONTROLLER |
相关代理商/技术参数 |
参数描述 |
|---|---|
| IPPS054193X | 功能描述:保险丝 800A 1000V 3GKN/75 RoHS:否 制造商:Littelfuse 产品:Surface Mount Fuses 电流额定值:0.5 A 电压额定值:600 V 保险丝类型:Fast Acting 保险丝大小/组:Nano 尺寸:12.1 mm L x 4.5 mm W 安装风格: 端接类型:SMD/SMT 系列:485 |
| IP-QDRII/UNI | 功能描述:开发软件 QDRII SRAM Control MegaCore RoHS:否 制造商:Atollic Inc. 产品:Compilers/Debuggers 用于:ARM7, ARM9, Cortex-A, Cortex-M, Cortex-R Processors |
| IPR-100GEMAC | 功能描述:开发软件 100G Ethernet Mac MegaCore RENEWAL RoHS:否 制造商:Atollic Inc. 产品:Compilers/Debuggers 用于:ARM7, ARM9, Cortex-A, Cortex-M, Cortex-R Processors |
| IPR-100GEMACPHY | 功能描述:开发软件 100 Gb Ethernet MAC PHY MegaCore RENEWAL RoHS:否 制造商:Atollic Inc. 产品:Compilers/Debuggers 用于:ARM7, ARM9, Cortex-A, Cortex-M, Cortex-R Processors |
| IPR-100GEPHY | 功能描述:开发软件 100G Ethernet Phy MegaCore RENEWAL RoHS:否 制造商:Atollic Inc. 产品:Compilers/Debuggers 用于:ARM7, ARM9, Cortex-A, Cortex-M, Cortex-R Processors |
发布紧急采购，3分钟左右您将得到回复。