参数资料
型号: IP-POSPHY4
厂商: Altera
文件页数: 37/144页
文件大小: 0K
描述: IP POS-PHY L4
标准包装: 1
系列: *
类型: MegaCore
功能: POS-PHY 4 级接口,链路层/物理层
许可证: 初始许可证
Chapter 3: Parameter Settings
3–15
Protocol Parameters
If MaxT = 0, periodic training patterns are disabled. If the transmitter status framer is
out of synchronization, the transmitter sends continuous training patterns regardless
of the MaxT parameter. Training patterns always begin on the rising edge of the clock
( tdclk ).
For the Training pattern repetition value, the training sequence includes one IDLE
word, plus ALPHA( a) × 20 training words. ALPHA is a user-selectable option (0 to 255).
Zero (0) is equal to 256 training pattern repetitions.
The training sequence includes one IDLE control word, plus a × 20 words. The twenty
words are separated into ten consecutive tdat words of 16’h0FFF with tctl of 1’b1 ,
followed by ten consecutive tdat words of 16’hF000 with tctl of 1’b0 .
For the Status sync good and Status sync bad threshold values, two 4-bit inputs,
good_level ( ctl_ts_sync_good_theshold) and bad_level
( ctl_ts_sync_bad_theshold ), are associated with the stat_ts_sync signal.
The stat_ts_sync signal is asserted high when a good_level number of consecutive
status frames are received without frame or DIP-2 errors. The stat_ts_sync signal is
deasserted when a bad_level number of DIP-2 errors or frame errors have been
received since the last error-free frame.
The FIFO buffer threshold high (FTH) for transmitter variations controls when the
aN_atxdav signal is asserted and deasserted for the write side of the FIFO buffer. The
aN_atxdav signal indicates when there is room available to write new data into the
FIFO buffer, and is asserted whenever the remaining space in the buffer is greater than
the FTH value.
This threshold is defined in terms of bytes, with a valid range from N to buffer size
bytes, in N -byte increments, where:
N = 4 or 8 bytes for 32-bit data path variations
N = 8 or 16 bytes for 64-bit data path variations
N = 16 or 32 bytes for 128-bit data path variations
The N -byte values depend on the Atlantic interface width and on the Lite transmitter
setting. Table 3–6 shows the N -byte values, based on the transmitter's settings.
Table 3–6. N-Byte Values
Datapath Width
32
64
128
Atlantic Interface
Width
32
64
64
128
128
Lite Transmitter
On
Off
On or off
On
Off
N Bytes (FTH
Increment)
4
8
8
16
16
16
32
May 2013
Altera Corporation
POS-PHY Level 4 MegaCore Function User Guide
相关PDF资料
PDF描述
IP-RIOPHY IP RAPID I/O
IP-RLDRAMII IP RLDRAM II CONTROLLER
IP-RSDEC IP REED-SOLOMON DECODER
IP-SDI IP VIDEO INTERFACE - SDI
IP-SDRAM/DDR2 IP DDR2 SDRAM CONTROLLER
相关代理商/技术参数
参数描述
IPPS054193X 功能描述:保险丝 800A 1000V 3GKN/75 RoHS:否 制造商:Littelfuse 产品:Surface Mount Fuses 电流额定值:0.5 A 电压额定值:600 V 保险丝类型:Fast Acting 保险丝大小/组:Nano 尺寸:12.1 mm L x 4.5 mm W 安装风格: 端接类型:SMD/SMT 系列:485
IP-QDRII/UNI 功能描述:开发软件 QDRII SRAM Control MegaCore RoHS:否 制造商:Atollic Inc. 产品:Compilers/Debuggers 用于:ARM7, ARM9, Cortex-A, Cortex-M, Cortex-R Processors
IPR-100GEMAC 功能描述:开发软件 100G Ethernet Mac MegaCore RENEWAL RoHS:否 制造商:Atollic Inc. 产品:Compilers/Debuggers 用于:ARM7, ARM9, Cortex-A, Cortex-M, Cortex-R Processors
IPR-100GEMACPHY 功能描述:开发软件 100 Gb Ethernet MAC PHY MegaCore RENEWAL RoHS:否 制造商:Atollic Inc. 产品:Compilers/Debuggers 用于:ARM7, ARM9, Cortex-A, Cortex-M, Cortex-R Processors
IPR-100GEPHY 功能描述:开发软件 100G Ethernet Phy MegaCore RENEWAL RoHS:否 制造商:Atollic Inc. 产品:Compilers/Debuggers 用于:ARM7, ARM9, Cortex-A, Cortex-M, Cortex-R Processors