参数资料
型号: IP-POSPHY4
厂商: Altera
文件页数: 9/144页
文件大小: 0K
描述: IP POS-PHY L4
标准包装: 1
系列: *
类型: MegaCore
功能: POS-PHY 4 级接口,链路层/物理层
许可证: 初始许可证
Chapter 1: About This MegaCore Function
General Description
1–3
Error detection and handling
Protocol checking—SPI-4.2 datapath state machine check and repair
Atlantic FIFO buffer overflow handling
Status framing hysteresis (good and bad thresholds)
DIP-4 hysteresis (good and bad thresholds)
IP functional simulation models for use in Altera-supported VHDL and Verilog
HDL simulators
I-Tested certification
General Description
The packet over SONET/SDH physical layer (POS-PHY) Level 4 interface, first
developed by the SATURN ? Development Group, was adopted by the Optical
Internetworking Forum (OIF) as the System Packet Interface Level 4—Phase 2 (SPI-
4.2). Therefore, POS-PHY Level 4 and SPI-4.2 are synonymous.
The POS-PHY Level 4 MegaCore function uses the SPI-4.2 interface for high-speed
cell and packet transfers between physical (PHY) and link-layer devices. The SPI-4.2
interface supports a data width of 16 bits (LVDS solution) and can be a PHY-link, link-
link, link-PHY, or PHY-PHY connection in multi-gigabit applications, including:
asynchronous transfer mode (ATM) and packet over SONET/SDH (STS-192/STM-
64), 10 Gigabit Ethernet, and multi-channel Gigabit and Fast Ethernet.
In compliance with the SPI-4.2 interface specification, the POS-PHY Level 4 MegaCore
function allows you to implement transmit and receive functions.
Figure 1–1 shows a full-duplex POS-PHY Level 4 MegaCore function configured for
the link layer in an Altera FPGA device.
Figure 1–1. POS-PHY Level 4 MegaCore Function as Link Layer Configuration
OC-192
SPI-4.2 Interface
Atlantic Interface
POS-PHY Level 4
POS Framer
or
Receiver
User Packet
Processing
Switch
Interface
Switch
Fabric
10 GbitE MAC
POS-PHY Level 4
Transmitter
FPGA
Figure 1–2 shows a full-duplex POS-PHY Level 4 MegaCore function configured for
the PHY layer in an Altera FPGA device.
Figure 1–2. POS-PHY Level 4 MegaCore Function as PHY Layer Configuration
Atlantic Interface
SPI-4.2 Interface
POS-PHY Level 4
OC-192 or
10 GbitE
Framer or MAC
Logic
Transmitter
POS-PHY Level 4
Packet
Classifier
Receiver
FPGA
May 2013
Altera Corporation
POS-PHY Level 4 MegaCore Function User Guide
相关PDF资料
PDF描述
IP-RIOPHY IP RAPID I/O
IP-RLDRAMII IP RLDRAM II CONTROLLER
IP-RSDEC IP REED-SOLOMON DECODER
IP-SDI IP VIDEO INTERFACE - SDI
IP-SDRAM/DDR2 IP DDR2 SDRAM CONTROLLER
相关代理商/技术参数
参数描述
IPPS054193X 功能描述:保险丝 800A 1000V 3GKN/75 RoHS:否 制造商:Littelfuse 产品:Surface Mount Fuses 电流额定值:0.5 A 电压额定值:600 V 保险丝类型:Fast Acting 保险丝大小/组:Nano 尺寸:12.1 mm L x 4.5 mm W 安装风格: 端接类型:SMD/SMT 系列:485
IP-QDRII/UNI 功能描述:开发软件 QDRII SRAM Control MegaCore RoHS:否 制造商:Atollic Inc. 产品:Compilers/Debuggers 用于:ARM7, ARM9, Cortex-A, Cortex-M, Cortex-R Processors
IPR-100GEMAC 功能描述:开发软件 100G Ethernet Mac MegaCore RENEWAL RoHS:否 制造商:Atollic Inc. 产品:Compilers/Debuggers 用于:ARM7, ARM9, Cortex-A, Cortex-M, Cortex-R Processors
IPR-100GEMACPHY 功能描述:开发软件 100 Gb Ethernet MAC PHY MegaCore RENEWAL RoHS:否 制造商:Atollic Inc. 产品:Compilers/Debuggers 用于:ARM7, ARM9, Cortex-A, Cortex-M, Cortex-R Processors
IPR-100GEPHY 功能描述:开发软件 100G Ethernet Phy MegaCore RENEWAL RoHS:否 制造商:Atollic Inc. 产品:Compilers/Debuggers 用于:ARM7, ARM9, Cortex-A, Cortex-M, Cortex-R Processors