参数资料
| 型号： | IP-POSPHY4 |
| 厂商： | Altera |
| 文件页数： | 131/144页 |
| 文件大小： | 0K |
| 描述： | IP POS-PHY L4 |
| 标准包装： | 1 |
| 系列： | * |
| 类型： | MegaCore |
| 功能： | POS-PHY 4 级接口，链路层/物理层 |
| 许可证： | 初始许可证 |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页第63页第64页第65页第66页第67页第68页第69页第70页第71页第72页第73页第74页第75页第76页第77页第78页第79页第80页第81页第82页第83页第84页第85页第86页第87页第88页第89页第90页第91页第92页第93页第94页第95页第96页第97页第98页第99页第100页第101页第102页第103页第104页第105页第106页第107页第108页第109页第110页第111页第112页第113页第114页第115页第116页第117页第118页第119页第120页第121页第122页第123页第124页第125页第126页第127页第128页第129页第130页当前第131页第132页第133页第134页第135页第136页第137页第138页第139页第140页第141页第142页第143页第144页
Appendix F: Static and Dynamic Phase Alignment
F–3
Altera Solutions
Static Alignment
The Stratix IV, Stratix III, Stratix II, Stratix GX, and Stratix devices have built-in high-
speed interface macros. Using DDR clocking, these macros allow the devices to
receive data at rates exceeding 800 Mbps. Built-in logic within the macros present this
data to the MegaCore ? function logic—at lower frequencies—for subsequent protocol
processing. A reference sampling clock recovers the data. This sampling clock is
selected at design time, and cannot be changed when the device is operating.
Dynamic Phase Alignment (DPA)
As high-speed interfaces with source-synchronous clocking schemes approach 700
Mbps and beyond, the margin for clock-to-channel and channel-to-channel skew
contracts significantly. To stay within the permitted budget, designers must use
precise printed circuit board (PCB) design techniques because the slightest mismatch
in trace lengths or the use of connectors could result in erroneous data transfer.
Additionally, skew inducing effects such as process, voltage, and temperature
variations compound the problem, making static phase alignment techniques
ineffective.
DPA technology has been developed to address the inadequacies of static alignment
methods. The goal of DPA is to allow devices to actively respond to changes in the
operational board skew. Devices equipped with DPA continuously check the
incoming data and adjust the phase of the clock to align with it. Several industry
standards responsible for defining chip-to-chip interfaces, including System Packet
Interface (SPI) 4.2, have recognized the value of DPA, and have included or
recommended it in their specifications.
Every Stratix III, Stratix II, and Stratix GX receiver channel features an embedded
DPA block. For Stratix GX devices, the DPA blocks are located in I/O banks 1 and 2;
for Stratix III and Stratix II devices, the DPA blocks are located in banks 1, 2, 5 and 6. A
complete, FPGA-integrated hard-silicon DPA solution offers several benefits to
system designers. It is implemented for each data channel, such that each channel
receives its own phase-adjusted clock. This individual alignment for each channel
minimizes the chance for errors introduced by mismatches in signal propagation
paths. Also, it does not require a training mode; rather, it continuously realigns the
clock to the data during device operation.
The POS-PHY Level 4 MegaCore function utilizes an integrated DPA block on its
receiving path, between the high-speed serial bus and the parallel bus. The functions
of this DPA block include: data deserialization and clock division, dynamic phase
alignment, and byte alignment.
The Stratix GX device family has embedded dynamic phase alignment (DPA) macros
that can support two POS-PHY Level 4 receiver variations in the 1SGX25 and 1SGX40
devices. The 1SGX10 device has a single DPA macro. The Stratix II device family has
embedded DPA macros that can support at least two POS-PHY Level 4 receiver
variations in 2S15, 2S30, and 2S60 devices; or at least four receiver variations in 2S90,
2S130, and 2S180 devices.
The POS-PHY Level 4 DPA block makes use of the DPA capability of Stratix GX
devices, supporting data rates of up to 1 Gbps. The DPA block can be configured to
support 17 hi-speed channels, and internal data widths in excess of 64 or 128 bits.
May 2013
Altera Corporation
POS-PHY Level 4 MegaCore Function User Guide
相关PDF资料 |
PDF描述 |
|---|---|
| IP-RIOPHY | IP RAPID I/O |
| IP-RLDRAMII | IP RLDRAM II CONTROLLER |
| IP-RSDEC | IP REED-SOLOMON DECODER |
| IP-SDI | IP VIDEO INTERFACE - SDI |
| IP-SDRAM/DDR2 | IP DDR2 SDRAM CONTROLLER |
相关代理商/技术参数 |
参数描述 |
|---|---|
| IPPS054193X | 功能描述:保险丝 800A 1000V 3GKN/75 RoHS:否 制造商:Littelfuse 产品:Surface Mount Fuses 电流额定值:0.5 A 电压额定值:600 V 保险丝类型:Fast Acting 保险丝大小/组:Nano 尺寸:12.1 mm L x 4.5 mm W 安装风格: 端接类型:SMD/SMT 系列:485 |
| IP-QDRII/UNI | 功能描述:开发软件 QDRII SRAM Control MegaCore RoHS:否 制造商:Atollic Inc. 产品:Compilers/Debuggers 用于:ARM7, ARM9, Cortex-A, Cortex-M, Cortex-R Processors |
| IPR-100GEMAC | 功能描述:开发软件 100G Ethernet Mac MegaCore RENEWAL RoHS:否 制造商:Atollic Inc. 产品:Compilers/Debuggers 用于:ARM7, ARM9, Cortex-A, Cortex-M, Cortex-R Processors |
| IPR-100GEMACPHY | 功能描述:开发软件 100 Gb Ethernet MAC PHY MegaCore RENEWAL RoHS:否 制造商:Atollic Inc. 产品:Compilers/Debuggers 用于:ARM7, ARM9, Cortex-A, Cortex-M, Cortex-R Processors |
| IPR-100GEPHY | 功能描述:开发软件 100G Ethernet Phy MegaCore RENEWAL RoHS:否 制造商:Atollic Inc. 产品:Compilers/Debuggers 用于:ARM7, ARM9, Cortex-A, Cortex-M, Cortex-R Processors |
发布紧急采购，3分钟左右您将得到回复。