参数资料
型号: IP-POSPHY4
厂商: Altera
文件页数: 20/144页
文件大小: 0K
描述: IP POS-PHY L4
标准包装: 1
系列: *
类型: MegaCore
功能: POS-PHY 4 级接口,链路层/物理层
许可证: 初始许可证
2–4
Chapter 2: Getting Started
Simulate the Design
Altera provides models you can use for functional verification of the POS-PHY Level
4 MegaCore function within your design. A Verilog HDL testbench, including scripts
to run it, is also provided. This testbench, for use with the ModelSim-Altera simulator
or other simulator tools via NativeLink, demonstrates how to instantiate a model in a
design.
This section tells you how to use the testbench with the ModelSim simulator or with
other simulators via NativeLink.
f For a list of the simulators that you can use with NativeLink, refer to the Simulating
Altera IP in Third-Party Simulation Tools chapter in volume 3 of the Quartus II Handbook.
c The testbench is in Verilog HDL, so you require a license to run mixed language
simulations to run the testbench with the VHDL model. If you edit any of your
variation’s clear-text Verilog HDL files, you must update the IP functional simulation
model before running the simulator. To update the model, run the quartus_sh -t
<variation_name> _refresh_model.tcl script in the Quartus II software.
Use the Testbench with the ModelSim Simulator
To use the testbench with IP functional simulation models in the ModelSim simulator,
follow these steps:
1. Start the ModelSim simulator.
2. In the simulator, change the working directory to the location of the
<variation_name> _run_modelsim.tcl file.
3. To run the script type the following command at the simulator command prompt:
source < variation_name >_run_modelsim.tcl
Use the Testbench with NativeLink
To use the testbench with third-party IP functional simulation models using
NativeLink, follow these steps:
1. Create a new custom variation in your Quartus II project. Generate your
MegaCore function for this variation using the IP Toolbench.
2. Check that the absolute path to your third-party simulation tool is set. Set the path
from EDA Tool Options in the Options dialog box (Tools menu).
3. On the Processing menu, point to Start and click Start Analysis & Elaboration .
1
If the analysis and elaboration is not successful, fix the error before moving
to the next step.
4. On the Assignments menu, click Settings . The Settings dialog box appears.
Expand EDA Tool Settings and select Simulation .
POS-PHY Level 4 MegaCore Function User Guide
May 2013 Altera Corporation
相关PDF资料
PDF描述
IP-RIOPHY IP RAPID I/O
IP-RLDRAMII IP RLDRAM II CONTROLLER
IP-RSDEC IP REED-SOLOMON DECODER
IP-SDI IP VIDEO INTERFACE - SDI
IP-SDRAM/DDR2 IP DDR2 SDRAM CONTROLLER
相关代理商/技术参数
参数描述
IPPS054193X 功能描述:保险丝 800A 1000V 3GKN/75 RoHS:否 制造商:Littelfuse 产品:Surface Mount Fuses 电流额定值:0.5 A 电压额定值:600 V 保险丝类型:Fast Acting 保险丝大小/组:Nano 尺寸:12.1 mm L x 4.5 mm W 安装风格: 端接类型:SMD/SMT 系列:485
IP-QDRII/UNI 功能描述:开发软件 QDRII SRAM Control MegaCore RoHS:否 制造商:Atollic Inc. 产品:Compilers/Debuggers 用于:ARM7, ARM9, Cortex-A, Cortex-M, Cortex-R Processors
IPR-100GEMAC 功能描述:开发软件 100G Ethernet Mac MegaCore RENEWAL RoHS:否 制造商:Atollic Inc. 产品:Compilers/Debuggers 用于:ARM7, ARM9, Cortex-A, Cortex-M, Cortex-R Processors
IPR-100GEMACPHY 功能描述:开发软件 100 Gb Ethernet MAC PHY MegaCore RENEWAL RoHS:否 制造商:Atollic Inc. 产品:Compilers/Debuggers 用于:ARM7, ARM9, Cortex-A, Cortex-M, Cortex-R Processors
IPR-100GEPHY 功能描述:开发软件 100G Ethernet Phy MegaCore RENEWAL RoHS:否 制造商:Atollic Inc. 产品:Compilers/Debuggers 用于:ARM7, ARM9, Cortex-A, Cortex-M, Cortex-R Processors