参数资料
| 型号： | IP-POSPHY4 |
| 厂商： | Altera |
| 文件页数： | 45/144页 |
| 文件大小： | 0K |
| 描述： | IP POS-PHY L4 |
| 标准包装： | 1 |
| 系列： | * |
| 类型： | MegaCore |
| 功能： | POS-PHY 4 级接口，链路层/物理层 |
| 许可证： | 初始许可证 |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页当前第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页第63页第64页第65页第66页第67页第68页第69页第70页第71页第72页第73页第74页第75页第76页第77页第78页第79页第80页第81页第82页第83页第84页第85页第86页第87页第88页第89页第90页第91页第92页第93页第94页第95页第96页第97页第98页第99页第100页第101页第102页第103页第104页第105页第106页第107页第108页第109页第110页第111页第112页第113页第114页第115页第116页第117页第118页第119页第120页第121页第122页第123页第124页第125页第126页第127页第128页第129页第130页第131页第132页第133页第134页第135页第136页第137页第138页第139页第140页第141页第142页第143页第144页
Chapter 4: Functional Description—Receiver
4–5
Block Description
aligned, which can be detected by looking for the repeating training pattern. For every
align pulse, the ALTLVDS_RX megafunction sub-block shifts the data on the
corresponding channel by one bit, effectively in the serial domain. The actual shift
occurs in the serial domain for Stratix III and Stratix II devices, and in the parallel
domain for Stratix GX devices.
In Stratix III and Stratix II devices, the MegaCore function requires less than 220
training patterns (lock time) before it asserts the stat_rd_dpa_lvds_locked signal.
The err_rd_dpa signal is tied low.
In Stratix GX devices, the MegaCore function requires less than 700 training patterns
(lock time) before it asserts the stat_rd_dpa_locked signal. If alignment cannot be
achieved because of a large skew between data channels, or because the
stat_rd_dpa_lvds_locked signal becomes deasserted during training, the channel
aligner asserts the err_rd_dpa signal.
8:4 Serializer
The 8:4 serializer block supports an overall deserialization factor of 4 for 64-bit
Stratix GX variations only. It consists of a PLL and a 2:1 multiplexer for each channel.
Data Processor (rx_data_proc)
The data processor consists of three sub-blocks.
Control Word Processing & DIP-4
The control word processing and DIP-4 block analyses the control words from the
data stream, and calculates the running DIP-4 value. It detects the following errors:
■
■
■
■
■
■
SOP8 violations. If SOPs occur less than 8 cycles apart, the err_rd_sop8 signal is
asserted but there is no impact on the received data. In 128- and 64-bit variations,
the clock-domain crossing buffer may fill faster when SOP8 violations occur.
Odd size packet violations. If an odd size packet does not end with the LSB cleared
to zero, the aN_arxerr signal is asserted on EOP. The err_rd_pad_byte_non_zero
signal is also asserted.
EOP aborts. If an EOP abort is received, the aN_arxerr signal is asserted on EOP.
The err_rd_eop_abort signal is also asserted.
Reserved control words—data is dropped.
Proper training patterns. The channel aligner block requires proper training
patterns to lock, so if the transmitting device is sending bad training patterns, the
err_rd_tp signal is asserted and the MegaCore function does not lock.
1
Whenever the MegaCore function aborts a packet by asserting the
aN_arxerr signal (as in the odd size packet with LSB not cleared), the
resulting packet is even sized, except in the DIP-4 optimistic mode.
May 2013
Altera Corporation
POS-PHY Level 4 MegaCore Function User Guide
相关PDF资料 |
PDF描述 |
|---|---|
| IP-RIOPHY | IP RAPID I/O |
| IP-RLDRAMII | IP RLDRAM II CONTROLLER |
| IP-RSDEC | IP REED-SOLOMON DECODER |
| IP-SDI | IP VIDEO INTERFACE - SDI |
| IP-SDRAM/DDR2 | IP DDR2 SDRAM CONTROLLER |
相关代理商/技术参数 |
参数描述 |
|---|---|
| IPPS054193X | 功能描述:保险丝 800A 1000V 3GKN/75 RoHS:否 制造商:Littelfuse 产品:Surface Mount Fuses 电流额定值:0.5 A 电压额定值:600 V 保险丝类型:Fast Acting 保险丝大小/组:Nano 尺寸:12.1 mm L x 4.5 mm W 安装风格: 端接类型:SMD/SMT 系列:485 |
| IP-QDRII/UNI | 功能描述:开发软件 QDRII SRAM Control MegaCore RoHS:否 制造商:Atollic Inc. 产品:Compilers/Debuggers 用于:ARM7, ARM9, Cortex-A, Cortex-M, Cortex-R Processors |
| IPR-100GEMAC | 功能描述:开发软件 100G Ethernet Mac MegaCore RENEWAL RoHS:否 制造商:Atollic Inc. 产品:Compilers/Debuggers 用于:ARM7, ARM9, Cortex-A, Cortex-M, Cortex-R Processors |
| IPR-100GEMACPHY | 功能描述:开发软件 100 Gb Ethernet MAC PHY MegaCore RENEWAL RoHS:否 制造商:Atollic Inc. 产品:Compilers/Debuggers 用于:ARM7, ARM9, Cortex-A, Cortex-M, Cortex-R Processors |
| IPR-100GEPHY | 功能描述:开发软件 100G Ethernet Phy MegaCore RENEWAL RoHS:否 制造商:Atollic Inc. 产品:Compilers/Debuggers 用于:ARM7, ARM9, Cortex-A, Cortex-M, Cortex-R Processors |
发布紧急采购，3分钟左右您将得到回复。