参数资料
| 型号： | IP-POSPHY4 |
| 厂商： | Altera |
| 文件页数： | 125/144页 |
| 文件大小： | 0K |
| 描述： | IP POS-PHY L4 |
| 标准包装： | 1 |
| 系列： | * |
| 类型： | MegaCore |
| 功能： | POS-PHY 4 级接口，链路层/物理层 |
| 许可证： | 初始许可证 |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页第63页第64页第65页第66页第67页第68页第69页第70页第71页第72页第73页第74页第75页第76页第77页第78页第79页第80页第81页第82页第83页第84页第85页第86页第87页第88页第89页第90页第91页第92页第93页第94页第95页第96页第97页第98页第99页第100页第101页第102页第103页第104页第105页第106页第107页第108页第109页第110页第111页第112页第113页第114页第115页第116页第117页第118页第119页第120页第121页第122页第123页第124页当前第125页第126页第127页第128页第129页第130页第131页第132页第133页第134页第135页第136页第137页第138页第139页第140页第141页第142页第143页第144页
E. Programming the SPI-4.2 Calendar via
the Avalon Memory-Mapped Interface
Introduction
An Avalon ? Memory-Mapped (Avalon-MM) interface is included with some POS-
PHY Level 4 MegaCore ? function variations for easy configurability of some
parameters, provided the required features have been turned on in IP Toolbench.
Specifically, if the Asymmetrical Port Support is turned on, the Avalon-MM interface
allows you to program the SPI-4.2 calendar. It also allows you to control the associated
Hitless B/W reprovisioning feature, provided that option is turned on. You can
thereby allocate more bandwidth to a certain port by repeating it any number of times
in the calendar sequence.
The Asymmetrical Port Support allows the SPI-4.2 status channel to have a calendar
length of up to 1,024 slots, where each slot can be associated with any valid port-
address number. The range of valid port numbers is zero to the number of ports - 1.
You can set the maximum calendar length and number of ports for your variation of
the POS-PHY Level 4 MegaCore function using IP Toolbench within the Quartus II
software (refer to Chapter 2, Getting Started for detailed instructions).
This approach requires that the receiver and transmitter MegaCore functions
maintain identical tables that map each calendar slot number to a port address
number. When the hitless bandwidth reprovisioning feature is turned on, two
calendars are supported thereby requiring two tables. Internally, the POS-PHY Level 4
MegaCore function stores the mappings in a memory which must be configured after
reset. Access to the table memory is provided via the Avalon-MM register fields:
CALMEM_ADR , CALMEM_DAT0 , and CALMEM_DAT1 .
f For details, refer to the “Avalon-MM Interface Register Map” on page 4–29 , and
Programming the SPI-4.2 Calendar
This section provides a step-by-step example, using a 4-port receiver variation with
hitless bandwidth reprovisioning, and the following calendar length and port address
number values:
■
■
Calendar 0 ( CAL0 ) has 5 slots, and port 3 is allocated two calendar slots. The
desired calendar sequence may be: 0,3,2,3,1.
Calendar 1 ( CAL1 ) has 3 slots, and only 3 ports are enabled. The desired calendar
sequence may be: 1,2,3.
To program the calendar, follow these steps:
1
These instructions assume that you are familiar with the Avalon-MM interface and the
guide.
1. Disable the status channel by writing a 1 to the RSFRM bit.
May 2013
Altera Corporation
POS-PHY Level 4 MegaCore Function User Guide
相关PDF资料 |
PDF描述 |
|---|---|
| IP-RIOPHY | IP RAPID I/O |
| IP-RLDRAMII | IP RLDRAM II CONTROLLER |
| IP-RSDEC | IP REED-SOLOMON DECODER |
| IP-SDI | IP VIDEO INTERFACE - SDI |
| IP-SDRAM/DDR2 | IP DDR2 SDRAM CONTROLLER |
相关代理商/技术参数 |
参数描述 |
|---|---|
| IPPS054193X | 功能描述:保险丝 800A 1000V 3GKN/75 RoHS:否 制造商:Littelfuse 产品:Surface Mount Fuses 电流额定值:0.5 A 电压额定值:600 V 保险丝类型:Fast Acting 保险丝大小/组:Nano 尺寸:12.1 mm L x 4.5 mm W 安装风格: 端接类型:SMD/SMT 系列:485 |
| IP-QDRII/UNI | 功能描述:开发软件 QDRII SRAM Control MegaCore RoHS:否 制造商:Atollic Inc. 产品:Compilers/Debuggers 用于:ARM7, ARM9, Cortex-A, Cortex-M, Cortex-R Processors |
| IPR-100GEMAC | 功能描述:开发软件 100G Ethernet Mac MegaCore RENEWAL RoHS:否 制造商:Atollic Inc. 产品:Compilers/Debuggers 用于:ARM7, ARM9, Cortex-A, Cortex-M, Cortex-R Processors |
| IPR-100GEMACPHY | 功能描述:开发软件 100 Gb Ethernet MAC PHY MegaCore RENEWAL RoHS:否 制造商:Atollic Inc. 产品:Compilers/Debuggers 用于:ARM7, ARM9, Cortex-A, Cortex-M, Cortex-R Processors |
| IPR-100GEPHY | 功能描述:开发软件 100G Ethernet Phy MegaCore RENEWAL RoHS:否 制造商:Atollic Inc. 产品:Compilers/Debuggers 用于:ARM7, ARM9, Cortex-A, Cortex-M, Cortex-R Processors |
发布紧急采购，3分钟左右您将得到回复。