参数资料
型号: IP-POSPHY4
厂商: Altera
文件页数: 35/144页
文件大小: 0K
描述: IP POS-PHY L4
标准包装: 1
系列: *
类型: MegaCore
功能: POS-PHY 4 级接口,链路层/物理层
许可证: 初始许可证
Chapter 3: Parameter Settings
3–13
Protocol Parameters
To be effective, the far-end scheduler must handle received status optimistically. As
status is received, credits for each port are topped up to MaxBurst1 / MaxBurst2
levels.
Turn on Asymmetric Port Support to instantiate an Avalon ? Memory-Mapped
(Avalon-MM) interface in the MegaCore function. The Avalon-MM interface
programs the values of calendar length, calendar multiplier, and the port numbers for
each of the calendar slots.
If you turn on Asymmetric Port Support , the calendar length is programmed from
the Avalon-MM interface (refer to Appendix E ).
If you turn on Programmable calendar length , a calendar length input pin is added to
the MegaCore function. This pin allows you to vary the calendar length value from
one to the number of ports without having to recompile. If the programmable
calendar length support parameter is turned off, the calendar length is equal to the
number of ports.
The calendar length value cannot be greater than the number of ports (except when
you turn on Asymmetrical Port Support ).
The Calendar multiplier determines the number of times the calendar sequence is
repeated before the DIP-2 parity and framing is inserted. Choose a value from 1 to
256.
If the Asymmetric Port Support is turned on, the calendar multiplier value is
programmed via the Avalon-MM interface.
1
The calendar multiplier × calendar length value must be set according to the
instructions in Table C–1 on page C–1 of the “Clock Structure” section, otherwise the
status channel does not operate correctly.
The Maximum calendar length (only available when you turn on Asymmetric Port
Support) defines the maximum number of calendar entries available in the
configurable calendar. Choose a value from 32 to 2,048.
When you turn on Hitless B/W Reprovisioning (only available when you turn on
Asymmetric Port Support) , the receiver can transmit a calendar-select word in the
status frame. Active and inactive calendars are tied to the current calendar-select
word in the receiver. When the current calendar-select word changes, the active and
inactive calendars are swapped at the appropriate time, in the following order:
The CALSEL_REQ register bit is toggled at the receiver (refer to page 4–30 ).
At the beginning of the next status frame, the calendar-select word is toggled.
The receiver toggles the used calendar multiplier, calendar length, and calendar to
transmit the next status frame.
The transmitter receives the first calendar-select word of the new frame and
detects the toggle.
The transmitter toggles the used calendar multiplier, calendar length, and
calendar to interpret the next status frame.
May 2013
Altera Corporation
POS-PHY Level 4 MegaCore Function User Guide
相关PDF资料
PDF描述
IP-RIOPHY IP RAPID I/O
IP-RLDRAMII IP RLDRAM II CONTROLLER
IP-RSDEC IP REED-SOLOMON DECODER
IP-SDI IP VIDEO INTERFACE - SDI
IP-SDRAM/DDR2 IP DDR2 SDRAM CONTROLLER
相关代理商/技术参数
参数描述
IPPS054193X 功能描述:保险丝 800A 1000V 3GKN/75 RoHS:否 制造商:Littelfuse 产品:Surface Mount Fuses 电流额定值:0.5 A 电压额定值:600 V 保险丝类型:Fast Acting 保险丝大小/组:Nano 尺寸:12.1 mm L x 4.5 mm W 安装风格: 端接类型:SMD/SMT 系列:485
IP-QDRII/UNI 功能描述:开发软件 QDRII SRAM Control MegaCore RoHS:否 制造商:Atollic Inc. 产品:Compilers/Debuggers 用于:ARM7, ARM9, Cortex-A, Cortex-M, Cortex-R Processors
IPR-100GEMAC 功能描述:开发软件 100G Ethernet Mac MegaCore RENEWAL RoHS:否 制造商:Atollic Inc. 产品:Compilers/Debuggers 用于:ARM7, ARM9, Cortex-A, Cortex-M, Cortex-R Processors
IPR-100GEMACPHY 功能描述:开发软件 100 Gb Ethernet MAC PHY MegaCore RENEWAL RoHS:否 制造商:Atollic Inc. 产品:Compilers/Debuggers 用于:ARM7, ARM9, Cortex-A, Cortex-M, Cortex-R Processors
IPR-100GEPHY 功能描述:开发软件 100G Ethernet Phy MegaCore RENEWAL RoHS:否 制造商:Atollic Inc. 产品:Compilers/Debuggers 用于:ARM7, ARM9, Cortex-A, Cortex-M, Cortex-R Processors