参数资料
型号: IP-POSPHY4
厂商: Altera
文件页数: 119/144页
文件大小: 0K
描述: IP POS-PHY L4
标准包装: 1
系列: *
类型: MegaCore
功能: POS-PHY 4 级接口,链路层/物理层
许可证: 初始许可证
C. Optimum Frequency for rxsys_clk
The MegaCore function’s protocol logic and all Atlantic FIFO buffers share a common
clock called rxsys_clk that clocks both the write and read sides of the Atlantic FIFO
buffers. Table C–1 shows the rxsys_clk clock frequency restrictions.
Table C–1. rxsys_clk Frequency Restrictions
Data Path
Width (Bits)
32
64
128
Restriction
Label
a
a
a
b
Restriction
rxsys_clk frequency ?? rdint_clk frequency
rxsys_clk frequency ?? [Ceiling (C1) / C1] × rdint_clk frequency
where C1 = (Packet Length +2)/8 (1)
rxsys_clk frequency ?? (Ceiling (C1, 1) / C1) × rdint_clk frequency
where C1 = (Packet Length +2)/16 (1)
rxsys_clk frequency ?? rsclk × (Status Frame Length + 1)/(Status Frame Length)
Note to Table C–1 :
(1) For packet lengths ? 16 bytes, C1 = 1.
Restriction (a) is imposed by the SOP alignment block, which moves the SOP for each
packet into the first-byte position. This move slows the pipeline and temporarily fills
up the alignment buffer. If the higher frequency requirement is not met, the alignment
buffer may overflow. To guarantee correct system operation, the smallest expected
packet size should be used, and the assumption that the MegaCore function is
receiving a constant stream of packets is made.
Restriction (b) comes from the status generation. The MegaCore function requires one
clock cycle more than the length of the status frame to generate a status frame. This
cycle is added on the rxsys_clk domain, thus it must be faster than rsclk . If this
requirement is not met, the MegaCore function does not operate correctly,
err_ry_stat_fifo is asserted periodically, and the status generated is invalid. The
worst case is the minimum length status frame which is three cycles long, giving a
ratio of 4/3.
For example, consider a 128-bit MegaCore function with an LVDS data rate of
800 Mbps, using a single port, a calendar length of 1, and a calendar multiple of 1. For
this example, rdint_clk = rsclk = 100 MHz.
For a minimum packet size of 48 bytes, the required frequency for rxsys_clk from
restriction (a) is:
C1 = (48 +2) /16 = 3.125
Required rxsys_clk frequency ? [Ceiling (3.1251) / 3.125] × 100 = (4/3.125) × 100
= 128 MHz
May 2013
Altera Corporation
POS-PHY Level 4 MegaCore Function User Guide
相关PDF资料
PDF描述
IP-RIOPHY IP RAPID I/O
IP-RLDRAMII IP RLDRAM II CONTROLLER
IP-RSDEC IP REED-SOLOMON DECODER
IP-SDI IP VIDEO INTERFACE - SDI
IP-SDRAM/DDR2 IP DDR2 SDRAM CONTROLLER
相关代理商/技术参数
参数描述
IPPS054193X 功能描述:保险丝 800A 1000V 3GKN/75 RoHS:否 制造商:Littelfuse 产品:Surface Mount Fuses 电流额定值:0.5 A 电压额定值:600 V 保险丝类型:Fast Acting 保险丝大小/组:Nano 尺寸:12.1 mm L x 4.5 mm W 安装风格: 端接类型:SMD/SMT 系列:485
IP-QDRII/UNI 功能描述:开发软件 QDRII SRAM Control MegaCore RoHS:否 制造商:Atollic Inc. 产品:Compilers/Debuggers 用于:ARM7, ARM9, Cortex-A, Cortex-M, Cortex-R Processors
IPR-100GEMAC 功能描述:开发软件 100G Ethernet Mac MegaCore RENEWAL RoHS:否 制造商:Atollic Inc. 产品:Compilers/Debuggers 用于:ARM7, ARM9, Cortex-A, Cortex-M, Cortex-R Processors
IPR-100GEMACPHY 功能描述:开发软件 100 Gb Ethernet MAC PHY MegaCore RENEWAL RoHS:否 制造商:Atollic Inc. 产品:Compilers/Debuggers 用于:ARM7, ARM9, Cortex-A, Cortex-M, Cortex-R Processors
IPR-100GEPHY 功能描述:开发软件 100G Ethernet Phy MegaCore RENEWAL RoHS:否 制造商:Atollic Inc. 产品:Compilers/Debuggers 用于:ARM7, ARM9, Cortex-A, Cortex-M, Cortex-R Processors