参数资料
型号: IP-POSPHY4
厂商: Altera
文件页数: 61/144页
文件大小: 0K
描述: IP POS-PHY L4
标准包装: 1
系列: *
类型: MegaCore
功能: POS-PHY 4 级接口,链路层/物理层
许可证: 初始许可证
Chapter 4: Functional Description—Receiver
Error Flagging and Handling
Table 4–4. Atlantic Error Handling (Part 2 of 2)
4–21
Error
Condition
Response
Atlantic buffer overflow
The Atlantic FIFO buffer error
checker block also handles
overflows
( err_ry_fifo_oflwN is
asserted).
If a packet is open when an
overflow occurs, the open
packet is closed and all
subsequent data associated
with that address is ignored
until an EOP associated with
that address is received.
Assert the err_ry_fifo_oflwN flag until the
FIFO buffer is flushed.
Any open packets are truncated with EOP and
ERR signal. If the last successful write
immediately before the overflow was an EOP, then
truncation is not necessary.
All further writes to the FIFO buffer are discarded
and ignored.
The FIFO buffer is drained (due to the assurance
that an EOP is in the FIFO buffer). Draining is
accomplished by the Atlantic sink logic (user
logic) as it continues to read data from the FIFO
buffer. Complete packets already written to the
FIFO buffer before the overflow occurred are not
corrupted and can be safely read.
Once the FIFO buffer is empty, the
err_ry_fifo_oflwN is deasserted (low). Writes
to the FIFO buffer are ignored until a SOP is
received on that port.
Assert stat_aN_fifo_emptyN for each Atlantic
Atlantic buffer underflow
FIFO buffer.
No loss of data if Atlantic compliant.
The Atlantic FIFO buffer error checker block checks for missing SOP and EOP
markers, for each port. If these markers are found to be missing, their respective
err_ry_msopN and err_ry_meopN signals are asserted (high). These signals remain
high for one rxsys_clk cycle. These error conditions do not correlate directly—in
terms of latency—to the data going into, or coming out of, the FIFO buffer.
1
Altera recommends that you assert the ctl_ax_fifo_eopdav signal with the error
checker to ensure the buffer is emptied in the event of an overflow.
May 2013
Altera Corporation
POS-PHY Level 4 MegaCore Function User Guide
相关PDF资料
PDF描述
IP-RIOPHY IP RAPID I/O
IP-RLDRAMII IP RLDRAM II CONTROLLER
IP-RSDEC IP REED-SOLOMON DECODER
IP-SDI IP VIDEO INTERFACE - SDI
IP-SDRAM/DDR2 IP DDR2 SDRAM CONTROLLER
相关代理商/技术参数
参数描述
IPPS054193X 功能描述:保险丝 800A 1000V 3GKN/75 RoHS:否 制造商:Littelfuse 产品:Surface Mount Fuses 电流额定值:0.5 A 电压额定值:600 V 保险丝类型:Fast Acting 保险丝大小/组:Nano 尺寸:12.1 mm L x 4.5 mm W 安装风格: 端接类型:SMD/SMT 系列:485
IP-QDRII/UNI 功能描述:开发软件 QDRII SRAM Control MegaCore RoHS:否 制造商:Atollic Inc. 产品:Compilers/Debuggers 用于:ARM7, ARM9, Cortex-A, Cortex-M, Cortex-R Processors
IPR-100GEMAC 功能描述:开发软件 100G Ethernet Mac MegaCore RENEWAL RoHS:否 制造商:Atollic Inc. 产品:Compilers/Debuggers 用于:ARM7, ARM9, Cortex-A, Cortex-M, Cortex-R Processors
IPR-100GEMACPHY 功能描述:开发软件 100 Gb Ethernet MAC PHY MegaCore RENEWAL RoHS:否 制造商:Atollic Inc. 产品:Compilers/Debuggers 用于:ARM7, ARM9, Cortex-A, Cortex-M, Cortex-R Processors
IPR-100GEPHY 功能描述:开发软件 100G Ethernet Phy MegaCore RENEWAL RoHS:否 制造商:Atollic Inc. 产品:Compilers/Debuggers 用于:ARM7, ARM9, Cortex-A, Cortex-M, Cortex-R Processors