参数资料
型号: IP-POSPHY4
厂商: Altera
文件页数: 93/144页
文件大小: 0K
描述: IP POS-PHY L4
标准包装: 1
系列: *
类型: MegaCore
功能: POS-PHY 4 级接口,链路层/物理层
许可证: 初始许可证
Chapter 5: Functional Description—Transmitter
Signals
Table 5–7. SPI-4.2 Status Channel Control and Status (Part 3 of 3)
5–21
Signal
Direction
Clock Domain
Description
Indicates the frame was malformed. Possible causes
are:
Calendar did not begin with a framing word.
err_ts_frm
Output
Hitless bandwidth repositioning is turned on, and
calendar select word was not ‘b01 or ‘b10 .
Unexpected framing word was in the calendar
portion of the frame.
Asserted synchronous to stat_ts_dip2state .
Indicates the calculated DIP-2 did not match the DIP-
err_ts_dip2
Output
2 word in the status frame. Asserted synchronous to
stat_ts_dip2state .
Sets the expected length of the calendar in the status
frame. This port is absent if Asymmetric Port
ctl_ts_callen[7:0]
Input
tsclk
Support is turned on. Only change at reset, or when
ctl_ts_rsfrm and stat_ts_disabled are both
asserted.
Sets the expected number of status calendar
repetitions between framing and DIP-2 in the status
ctl_ts_calm[7:0]
stat_ts_calsel
tav_clk
Input
Output
Input
frame. This port is absent if Asymmetric Port
Support is turned on. Only change at reset, or when
ctl_ts_rsfrm and stat_ts_disabled are both
asserted.
Indicates the currently selected calendar when
Hitless B/W reprovisioning is turned on. Zero
indicates ‘b01 , and one indicates ‘b10 . It is set to
zero when Hitless B/W reprovisioning is turned off.
This port is absent if Asymmetric Port Support is
turned off.
Avalon-MM clock. Signals prefixed by tav_ are
synchronous to this clock. This port is absent if
Asymmetric Port Support is turned off.
tav_address[3:0]
tav_chipselect
tav_write
tav_read
tav_writedata[15:0]
tav_readdata[15:0]
tav_waitrequest
May 2013
Altera Corporation
Input
Input
Input
Input
Input
Output
Output
tav_clk
tav_clk
Avalon-MM address. This port is absent if
Asymmetric Port Support is turned off.
Avalon-MM chip select. This port is absent if
Asymmetric Port Support is turned off.
Avalon-MM write enable. This port is absent if
Asymmetric Port Support is turned off.
Avalon-MM read enable. This port is absent if
Asymmetric Port Support is turned off.
Avalon-MM write data. This port is absent if
Asymmetric Port Support is turned off.
Avalon-MM read data. This port is absent if
Asymmetric Port Support is turned off.
Avalon-MM wait request. This port is absent if
Asymmetric Port Support is turned off.
POS-PHY Level 4 MegaCore Function User Guide
相关PDF资料
PDF描述
IP-RIOPHY IP RAPID I/O
IP-RLDRAMII IP RLDRAM II CONTROLLER
IP-RSDEC IP REED-SOLOMON DECODER
IP-SDI IP VIDEO INTERFACE - SDI
IP-SDRAM/DDR2 IP DDR2 SDRAM CONTROLLER
相关代理商/技术参数
参数描述
IPPS054193X 功能描述:保险丝 800A 1000V 3GKN/75 RoHS:否 制造商:Littelfuse 产品:Surface Mount Fuses 电流额定值:0.5 A 电压额定值:600 V 保险丝类型:Fast Acting 保险丝大小/组:Nano 尺寸:12.1 mm L x 4.5 mm W 安装风格: 端接类型:SMD/SMT 系列:485
IP-QDRII/UNI 功能描述:开发软件 QDRII SRAM Control MegaCore RoHS:否 制造商:Atollic Inc. 产品:Compilers/Debuggers 用于:ARM7, ARM9, Cortex-A, Cortex-M, Cortex-R Processors
IPR-100GEMAC 功能描述:开发软件 100G Ethernet Mac MegaCore RENEWAL RoHS:否 制造商:Atollic Inc. 产品:Compilers/Debuggers 用于:ARM7, ARM9, Cortex-A, Cortex-M, Cortex-R Processors
IPR-100GEMACPHY 功能描述:开发软件 100 Gb Ethernet MAC PHY MegaCore RENEWAL RoHS:否 制造商:Atollic Inc. 产品:Compilers/Debuggers 用于:ARM7, ARM9, Cortex-A, Cortex-M, Cortex-R Processors
IPR-100GEPHY 功能描述:开发软件 100G Ethernet Phy MegaCore RENEWAL RoHS:否 制造商:Atollic Inc. 产品:Compilers/Debuggers 用于:ARM7, ARM9, Cortex-A, Cortex-M, Cortex-R Processors