参数资料
型号: IP-POSPHY4
厂商: Altera
文件页数: 60/144页
文件大小: 0K
描述: IP POS-PHY L4
标准包装: 1
系列: *
类型: MegaCore
功能: POS-PHY 4 级接口,链路层/物理层
许可证: 初始许可证
4–20
Chapter 4: Functional Description—Receiver
Error Flagging and Handling
Table 4–4 summarizes the errors.
Table 4–4. Atlantic Error Handling (Part 1 of 2)
Error
Condition
Response
Packet is not open.
End of packet (EOP) without
preceding SOP.
When it detects a missing SOP error, the Atlantic
FIFO buffer error checker block asserts the
err_ry_msopN flag.
Missing SOP
Data belonging to unopened
packet is discarded.
Data following a missing SOP is ignored for that
port until an EOP is detected.
Drops data not preceded by a SOP (data is not
readable via the Atlantic interface).
Multiple packets are open.
Assert err_ry_meopN for one clock cycle. When
Missing EOP
SOP without a preceding EOP.
Data subsequent to the
detection of multiple open
packets is discarded until an
EOP is detected.
it detects a missing EOP error, the open packet is
closed by forcing an EOP into the buffer and
marking it with an error. When it is received on
the user Atlantic interface side, the aN_arxerr
and aN_arxeop signals are asserted.
The stat_ry_mp_erradr signal contains the
address of the failing packet.
Subsequent data that is rejected until the EOP is
detected is not signaled by the err_ry_meopN
signal.
Empty non-zero
The aN_arxmty inputs must
be zero whenever the
aN_arxeop signal is not
asserted.
If a new packet with a non-
zero value for MTY is received
without an EOP, all
subsequent data associated
with that address is ignored
until an EOP associated with
that address is received.
When it detects the error, the open packet is
closed.
Assert err_ry_meopN for one clock cycle by
forcing an EOP into the buffer and marking it with
an error. When it is received on the transmit side,
the aN_atxerr and aN_atxeop signals are
asserted.
The signal stat_ry_mp_erradr contains the
address of the failing packet.
Subsequent data that is rejected until the EOP is
detected is not signaled by the err_ry_meopN
signal.
POS-PHY Level 4 MegaCore Function User Guide
If an EOP is forced, the aN_atxerr output signal
is asserted. Generally this signal can be ignored,
unless the aN_atxeop signal is also asserted.
May 2013 Altera Corporation
相关PDF资料
PDF描述
IP-RIOPHY IP RAPID I/O
IP-RLDRAMII IP RLDRAM II CONTROLLER
IP-RSDEC IP REED-SOLOMON DECODER
IP-SDI IP VIDEO INTERFACE - SDI
IP-SDRAM/DDR2 IP DDR2 SDRAM CONTROLLER
相关代理商/技术参数
参数描述
IPPS054193X 功能描述:保险丝 800A 1000V 3GKN/75 RoHS:否 制造商:Littelfuse 产品:Surface Mount Fuses 电流额定值:0.5 A 电压额定值:600 V 保险丝类型:Fast Acting 保险丝大小/组:Nano 尺寸:12.1 mm L x 4.5 mm W 安装风格: 端接类型:SMD/SMT 系列:485
IP-QDRII/UNI 功能描述:开发软件 QDRII SRAM Control MegaCore RoHS:否 制造商:Atollic Inc. 产品:Compilers/Debuggers 用于:ARM7, ARM9, Cortex-A, Cortex-M, Cortex-R Processors
IPR-100GEMAC 功能描述:开发软件 100G Ethernet Mac MegaCore RENEWAL RoHS:否 制造商:Atollic Inc. 产品:Compilers/Debuggers 用于:ARM7, ARM9, Cortex-A, Cortex-M, Cortex-R Processors
IPR-100GEMACPHY 功能描述:开发软件 100 Gb Ethernet MAC PHY MegaCore RENEWAL RoHS:否 制造商:Atollic Inc. 产品:Compilers/Debuggers 用于:ARM7, ARM9, Cortex-A, Cortex-M, Cortex-R Processors
IPR-100GEPHY 功能描述:开发软件 100G Ethernet Phy MegaCore RENEWAL RoHS:否 制造商:Atollic Inc. 产品:Compilers/Debuggers 用于:ARM7, ARM9, Cortex-A, Cortex-M, Cortex-R Processors