参数资料
| 型号： | IP-POSPHY4 |
| 厂商： | Altera |
| 文件页数： | 49/144页 |
| 文件大小： | 0K |
| 描述： | IP POS-PHY L4 |
| 标准包装： | 1 |
| 系列： | * |
| 类型： | MegaCore |
| 功能： | POS-PHY 4 级接口，链路层/物理层 |
| 许可证： | 初始许可证 |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页当前第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页第63页第64页第65页第66页第67页第68页第69页第70页第71页第72页第73页第74页第75页第76页第77页第78页第79页第80页第81页第82页第83页第84页第85页第86页第87页第88页第89页第90页第91页第92页第93页第94页第95页第96页第97页第98页第99页第100页第101页第102页第103页第104页第105页第106页第107页第108页第109页第110页第111页第112页第113页第114页第115页第116页第117页第118页第119页第120页第121页第122页第123页第124页第125页第126页第127页第128页第129页第130页第131页第132页第133页第134页第135页第136页第137页第138页第139页第140页第141页第142页第143页第144页
Chapter 4: Functional Description—Receiver
Block Description
4–9
1
Due to the round trip latency of the status channel, especially at high calendar
lengths, the hysteresis between the AE and AF values (in addition to the possibility of
the override capabilities listed above) may be such that a transition from starving to
satisfied (and vice versa) can occur. In the event that a transmitting device does not
allow these types of transitions (require hungry state to be observed between starving
and satisfied), you should ensure that the difference between AE and AF values is
greater than the hysteresis between the thresholds.
Figure 4–3. Receiver External Status Timing Diagram
rxsys_clk
ctl_ry_extstat
2'b00
2'b00
2'b00
2'b00
2'b01
2'bxx
2'bxx
2'bxx
2'b01
2'b00
2'b10
ctl_ry_extstat_val
ctl_ry_extstat_adr
8'd0
8'd0
8'd0
8'd1
8'd1
8'd0
8'd0
8'd0
8'd2
8'd3
8'd1
(1) The external status address does not have to be incrementing. Any value within calendar length can be provided at any time.
(2) The calendar status after the last clock cycle shown has: port 0 = 2’b00 , port 1 = 2’b10 , port 2 = 2’b01 , and port 3 = 2’b00 .
The external status address you provide does not have to be incrementing or have any
set sequence. You can provide any address value, at any time. If the external address
provided is for an unprovisioned port, the value is written into the internal RAM at
that address, but the internal status block never reads from that location.
The status hold block reads the contents of the memory where you have stored the
status of the external FIFO buffer(s).
The status calculator block compares the Atlantic FIFO buffer fill levels to the AE and
AF values for the requested port. In the shared buffer with embedded addressing
mode, because there is a single Atlantic FIFO buffer, the status for any port is
calculated according to the single level as opposed to a per-port basis.
The outgoing status of all ports is forced to satisfied ,if the datapath clock-crossing
buffer or Atlantic buffer overflows.
The FIFO buffer status of each port is encoded in 2 bits (refer to Table 4–1 ) and is
transmitted synchronous to the rsclk .
Table 4–1. Status Channel Field Descriptions (Part 1 of 2)
MSB
1
1
0
LSB
1
0
1
Description
Reserved for framing
SATISFIED—FIFO buffer is almost full. No new credits should be granted in the far
end scheduler.
HUNGRY—FIFO buffer is at a midpoint. MaxBurst2 credits should be granted in the
far end scheduler.
May 2013
Altera Corporation
POS-PHY Level 4 MegaCore Function User Guide
相关PDF资料 |
PDF描述 |
|---|---|
| IP-RIOPHY | IP RAPID I/O |
| IP-RLDRAMII | IP RLDRAM II CONTROLLER |
| IP-RSDEC | IP REED-SOLOMON DECODER |
| IP-SDI | IP VIDEO INTERFACE - SDI |
| IP-SDRAM/DDR2 | IP DDR2 SDRAM CONTROLLER |
相关代理商/技术参数 |
参数描述 |
|---|---|
| IPPS054193X | 功能描述:保险丝 800A 1000V 3GKN/75 RoHS:否 制造商:Littelfuse 产品:Surface Mount Fuses 电流额定值:0.5 A 电压额定值:600 V 保险丝类型:Fast Acting 保险丝大小/组:Nano 尺寸:12.1 mm L x 4.5 mm W 安装风格: 端接类型:SMD/SMT 系列:485 |
| IP-QDRII/UNI | 功能描述:开发软件 QDRII SRAM Control MegaCore RoHS:否 制造商:Atollic Inc. 产品:Compilers/Debuggers 用于:ARM7, ARM9, Cortex-A, Cortex-M, Cortex-R Processors |
| IPR-100GEMAC | 功能描述:开发软件 100G Ethernet Mac MegaCore RENEWAL RoHS:否 制造商:Atollic Inc. 产品:Compilers/Debuggers 用于:ARM7, ARM9, Cortex-A, Cortex-M, Cortex-R Processors |
| IPR-100GEMACPHY | 功能描述:开发软件 100 Gb Ethernet MAC PHY MegaCore RENEWAL RoHS:否 制造商:Atollic Inc. 产品:Compilers/Debuggers 用于:ARM7, ARM9, Cortex-A, Cortex-M, Cortex-R Processors |
| IPR-100GEPHY | 功能描述:开发软件 100G Ethernet Phy MegaCore RENEWAL RoHS:否 制造商:Atollic Inc. 产品:Compilers/Debuggers 用于:ARM7, ARM9, Cortex-A, Cortex-M, Cortex-R Processors |
发布紧急采购，3分钟左右您将得到回复。