- 您现在的位置：买卖IC网 > PDF目录69342 > SIS600 (SILICON INTEGRATED SYSTEMS CORP) MULTIFUNCTION PERIPHERAL, PBGA487 PDF资料下载
参数资料
| 型号： | SIS600 |
| 厂商： | SILICON INTEGRATED SYSTEMS CORP |
| 元件分类： | 外设及接口 |
| 英文描述： | MULTIFUNCTION PERIPHERAL, PBGA487 |
| 封装： | BGA-487 |
| 文件页数： | 1/144页 |
| 文件大小： | 1592K |
| 代理商： | SIS600 |
当前第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页第63页第64页第65页第66页第67页第68页第69页第70页第71页第72页第73页第74页第75页第76页第77页第78页第79页第80页第81页第82页第83页第84页第85页第86页第87页第88页第89页第90页第91页第92页第93页第94页第95页第96页第97页第98页第99页第100页第101页第102页第103页第104页第105页第106页第107页第108页第109页第110页第111页第112页第113页第114页第115页第116页第117页第118页第119页第120页第121页第122页第123页第124页第125页第126页第127页第128页第129页第130页第131页第132页第133页第134页第135页第136页第137页第138页第139页第140页第141页第142页第143页第144页
SiS600 Pentium II PCI /A.G.P. Chipset
Preliminary V1.0 Jan. 25, 1999
i
Silicon Integrated Systems Corporation
CONTENTS
1.
SiS600/SiS5595 OVERVIEW............................................................................................................... 1
2.
FEATURES .............................................................................................................................................. 2
2.1.
SiS600 PCI A.G.P. CONTROLLER..............................................................................................2
2.2.
FUNCTIONAL BLOCK DIAGRAM..................................................................................................5
3.
PIN ASSIGNMENT................................................................................................................................ 6
3.1.
SiS600 PIN ASSIGNMENT (TOP VIEW).......................................................................................6
3.1.1.
SiS600 Pin Assignment (Top View-Left Side)............................................................. 6
3.1.2.
SiS600 Pin Assignment (Top View-Right Side) .......................................................... 7
3.2.
ALPHABETICAL PIN LIST .............................................................................................................8
4.
PIN ASSIGNMENT..............................................................................................................................14
4.1.
SiS600 PIN DESCRIPTION..........................................................................................................14
4.1.1.
Host Bus Interface .........................................................................................................14
4.1.2.
DRAM Controller ..........................................................................................................16
4.1.3.
PCI Interface ..................................................................................................................17
4.1.4.
PCI IDE Interface..........................................................................................................19
4.1.5.
AGP Interface.................................................................................................................20
4.1.6.
Power Pins......................................................................................................................22
4.1.7.
Misc. Pins........................................................................................................................22
5.
FUNCTIONAL DESCRIPTION......................................................................................................24
5.1.
HOST INTERFACE ........................................................................................................................24
5.1.1.
Host INTERFACE BLOCK DIAGRAM .....................................................................24
5.2.
DRAM CONTROLLER ................................................................................................................25
5.2.1.
DRAM Configuration ...................................................................................................25
5.2.1.2.
EDO/FPM DRAM Configuration (4 SIMM/6 SIMM): .....................................25
5.2.1.3.
SDRAM Configuration (2 DIMM/3 DIMM): ....................................................26
5.2.1.4.
DRAM Type Mixed Configuration: EDO/FPM + SDRAM (4 S + 2 DIMM)...26
5.2.2.
DRAM Scramble Table.................................................................................................27
5.2.2.1.
MA mapping table for FPM/EDO DRAM .........................................................27
5.2.2.2.
MA mapping table for SDRAM .........................................................................28
5.2.3.
DRAM Auto-Detection .................................................................................................32
5.2.4.
Arbiter .............................................................................................................................33
5.2.5.
Refresh cycle...................................................................................................................33
5.2.6.
Graphic Window Re-mapping.....................................................................................33
5.3.
PCI BRIDGE..............................................................................................................................35
5.3.1.
PCI Arbiter .....................................................................................................................35
5.3.2.
PCI Bus Interface ..........................................................................................................37
5.3.3.
Target initiated termination ........................................................................................37
5.3.4.
PCI MasteR Controller (PMR) ...................................................................................37
5.3.5.
PCI BURST and POST mode.......................................................................................39
5.3.6.
66Mhz PCI Master Bridge (PMR66) ........................................................................41
5.3.7.
66Mhz PCI Target Bridge (PSL66)............................................................................41
5.4.
A.G.P. COMPLIANT TARGET/HOST-TO-PCI66 BRIDGE ........................................................42
5.5.
POWER MANAGEMENT SUPPORT..............................................................................................43
5.6.
INTEGRATED PCI MASTER/SLAVE IDE CONTROLLER .........................................................43
5.7.
BALL CONNECTIVITY TESTING.................................................................................................48
相关PDF资料 |
PDF描述 |
|---|---|
| SL15100ZC-XXX | 200 MHz, OTHER CLOCK GENERATOR, PDSO8 |
| SL15100ZI-XXX | 200 MHz, OTHER CLOCK GENERATOR, PDSO8 |
| SL18860DCT | 52 MHz, OTHER CLOCK GENERATOR, PDSO10 |
| SL28504RZC | OTHER CLOCK GENERATOR, PDSO64 |
| SL28504RLCT | OTHER CLOCK GENERATOR, QCC64 |
相关代理商/技术参数 |
参数描述 |
|---|---|
| SIS776DN | 制造商:VISHAY 制造商全称:Vishay Siliconix 功能描述:N-Channel 30 V (D-S) MOSFET with Schottky Diode |
| SIS776DN-T1-GE3 | 制造商:Vishay Siliconix 功能描述:MOSFET N-CH 30V 18.3A 1212-8 |
| SiS778DN-T1-GE3 | 功能描述:MOSFET 30 Volts 35 Amps 52 Watts RoHS:否 制造商:STMicroelectronics 晶体管极性:N-Channel 汲极/源极击穿电压:650 V 闸/源击穿电压:25 V 漏极连续电流:130 A 电阻汲极/源极 RDS（导通）:0.014 Ohms 配置:Single 最大工作温度: 安装风格:Through Hole 封装 / 箱体:Max247 封装:Tube |
| SIS780DN | 制造商:VISHAY 制造商全称:Vishay Siliconix 功能描述:N-Channel 30 V (D-S) MOSFET with Schottky Diode |
| SiS780DN-T1-GE3 | 功能描述:MOSFET 30 Volts 18 Amps 27.7 Watts RoHS:否 制造商:STMicroelectronics 晶体管极性:N-Channel 汲极/源极击穿电压:650 V 闸/源击穿电压:25 V 漏极连续电流:130 A 电阻汲极/源极 RDS（导通）:0.014 Ohms 配置:Single 最大工作温度: 安装风格:Through Hole 封装 / 箱体:Max247 封装:Tube |
发布紧急采购，3分钟左右您将得到回复。