参数资料
型号: SIS600
厂商: SILICON INTEGRATED SYSTEMS CORP
元件分类: 外设及接口
英文描述: MULTIFUNCTION PERIPHERAL, PBGA487
封装: BGA-487
文件页数: 80/144页
文件大小: 1592K
代理商: SIS600
SiS600 Pentium II PCI /A.G.P. Chipset
Preliminary V1.0 Jan. 25, 1999
37
Silicon Integrated Systems Corporation
start a transaction on PCI bus, but is reloaded with its initial value whenever the host bus leaves idle state. CIT
actually keeps track on how long the CPU is in idle state. After CIT is expired, the host bridge de-asserts its
request signal just in the same manner as the case of MLT’s expiration.
PGT is a 16-bit timer. MLT and CIT are both 8-bit timers. All of the initial values of the three timers are
programmable and can be tuned according to the nature of the application. Although CIT & MLT are both 8-bit
timers, the initial value of CIT is typically programmed much smaller than MLT.
5.3.2.
PCI BUS INTERFACE
The bridge performs medium address decoding and supports all memory cycles (including memory write,
memory write and invalidate, memory read, memory read multiple and memory read line) and configuration
cycles targeting the bridge.
While the PCI master creating a resource lock on the bridge, the bridge will translate this exclusive access by
keeping the Pentium II bus ownership continuously.
5.3.3.
TARGET INITIATED TERMINATION
In general, the bridge is able to source or sink the data requested by the master until the master terminates the
transaction. But sometimes when the bridge is unable to complete the request, it may use the STOP# signal to
initiate termination of the transaction.
Target retry may occur for one of four reasons.
The bridge cannot meet the initial latency requirement.
The bridge is currently locked by another master.
The posting buffers become unavailable during PCI write.
The posting buffers are not flushed during PCI read.
Disconnect without data may occur for one of two reasons.
The bridge cannot meet the subsequent latency requirement.
The posting buffers become unavailable during PCI write.
Disconnect with data may occur for one of three reasons.
The burst length reaches the resource boundary.
The prefetch is not enabled during PCI read.
The posting buffers become unavailable during PCI write.
5.3.4.
PCI MASTER CONTROLLER (PMR)
PMR locally has 4 level deep 3DW wide circular buffer.
Supports Asynchronous PCI clock.
Supports post write, burst read/write.
Zero wait state burst cycles up to 512 bytes.
Supports fast back-to-back transfer.
Supports PCI LOCK# transaction.
相关PDF资料
PDF描述
SL15100ZC-XXX 200 MHz, OTHER CLOCK GENERATOR, PDSO8
SL15100ZI-XXX 200 MHz, OTHER CLOCK GENERATOR, PDSO8
SL18860DCT 52 MHz, OTHER CLOCK GENERATOR, PDSO10
SL28504RZC OTHER CLOCK GENERATOR, PDSO64
SL28504RLCT OTHER CLOCK GENERATOR, QCC64
相关代理商/技术参数
参数描述
SIS776DN 制造商:VISHAY 制造商全称:Vishay Siliconix 功能描述:N-Channel 30 V (D-S) MOSFET with Schottky Diode
SIS776DN-T1-GE3 制造商:Vishay Siliconix 功能描述:MOSFET N-CH 30V 18.3A 1212-8
SiS778DN-T1-GE3 功能描述:MOSFET 30 Volts 35 Amps 52 Watts RoHS:否 制造商:STMicroelectronics 晶体管极性:N-Channel 汲极/源极击穿电压:650 V 闸/源击穿电压:25 V 漏极连续电流:130 A 电阻汲极/源极 RDS(导通):0.014 Ohms 配置:Single 最大工作温度: 安装风格:Through Hole 封装 / 箱体:Max247 封装:Tube
SIS780DN 制造商:VISHAY 制造商全称:Vishay Siliconix 功能描述:N-Channel 30 V (D-S) MOSFET with Schottky Diode
SiS780DN-T1-GE3 功能描述:MOSFET 30 Volts 18 Amps 27.7 Watts RoHS:否 制造商:STMicroelectronics 晶体管极性:N-Channel 汲极/源极击穿电压:650 V 闸/源击穿电压:25 V 漏极连续电流:130 A 电阻汲极/源极 RDS(导通):0.014 Ohms 配置:Single 最大工作温度: 安装风格:Through Hole 封装 / 箱体:Max247 封装:Tube