- 您现在的位置：买卖IC网 > PDF目录16076 > IPR-SLITE2 (Altera)IP SERIALLITE II RENEW PDF资料下载
参数资料
| 型号： | IPR-SLITE2 |
| 厂商： | Altera |
| 文件页数： | 30/110页 |
| 文件大小： | 0K |
| 描述： | IP SERIALLITE II RENEW |
| 标准包装： | 1 |
| 系列： | * |
| 类型： | MegaCore |
| 功能： | SerialLite II 协议 |
| 许可证： | 续用许可证 |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页当前第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页第63页第64页第65页第66页第67页第68页第69页第70页第71页第72页第73页第74页第75页第76页第77页第78页第79页第80页第81页第82页第83页第84页第85页第86页第87页第88页第89页第90页第91页第92页第93页第94页第95页第96页第97页第98页第99页第100页第101页第102页第103页第104页第105页第106页第107页第108页第109页第110页
Chapter 3: Parameter Settings
Physical Layer Configuration
Figure 3–7. Streaming Asymmetric Mode Block Diagram
3–7
FPGA 1
One or more lanes
( u p to N)
FPGA 2
Atlantic
Interface
PHY
Layer
CDR
SERDES
CDR
SERDES
PHY
Layer
Atlantic
Interface
One or more lanes
( u p to M, bu t
not eq u al to N)
(1) A full line indicates a mandatory lane.
(2) A dashed line indicates an optional lane.
Self Synchronized Link Up
The receiver on the far end must synchronize itself to incoming data streams. To do so,
it uses the self-synchronizing LSM, a light-weight implementation that is especially
useful when data is streaming. As there is no handshaking or exchange of status
information between the receiver and transmitter, this parameter uses considerably
fewer logic elements than the full-duplex LSM. The self-synchronizing LSM can be
used in all modes, except asymmetric mode, but this mode can only support one lane.
This parameter is enabled by default when the MegaCore function operates in
unidirectional mode because the duplex LSM cannot be used when there is no return
path.
The ctrl_tc_force_train signal must be asserted for the training patterns to be sent.
Negate the signal once the adjacent receiver has locked, if this status information can
be made available, or after a user-defined period of time when the link status of the
adjacent receiver is not known or cannot be known. The LSM links up after receiving
64 consecutive valid, error-free characters. The link goes down after receiving four
consecutive errors; at this time, the ctrl_tc_force_train signal should be reasserted
until the receiver relocks.
The required hold time for the ctrl_tc_force_train signal largely depends on when
the ALTGX megafunction completes the power-on reset cycle. Therefore, the self-
synchronizing link-up state machine does not look at the incoming stream until the
transceiver reset is complete.
For example, the following procedure shows the transceiver reset sequence in an
Arria or Stratix transceiver device:
1. Wait for the pll_locked signal ( stat_tc_pll_locked ) to be asserted, which
happens when the PLL in the ALTGX megafunction locks to the reference clock
( trefclk ). The reference clock must be characterized; 10 ms or less is normal.
January 2014
Altera Corporation
SerialLite II MegaCore Function
User Guide
相关PDF资料 |
PDF描述 |
|---|---|
| EBM28DRMN-S288 | CONN EDGECARD 56POS .156 EXTEND |
| RSM08DTKI-S288 | CONN EDGECARD 16POS .156 EXTEND |
| ECM06DTMD-S273 | CONN EDGECARD 12POS R/A .156 SLD |
| ECM06DTMN-S273 | CONN EDGECARD 12POS R/A .156 SLD |
| RBM12DCCI-S189 | CONN EDGECARD 24POS R/A .156 SLD |
相关代理商/技术参数 |
参数描述 |
|---|---|
| IPR-SRAM/QDRII | 功能描述:开发软件 QDRII SRAM Control MegaCore RENEWAL RoHS:否 制造商:Atollic Inc. 产品:Compilers/Debuggers 用于:ARM7, ARM9, Cortex-A, Cortex-M, Cortex-R Processors |
| IPR-SSIP | 功能描述:开发软件 Crypto Bundle BU Solution RoHS:否 制造商:Atollic Inc. 产品:Compilers/Debuggers 用于:ARM7, ARM9, Cortex-A, Cortex-M, Cortex-R Processors |
| IPR-TRIETHERNET | 功能描述:开发软件 Triple Speed Ethernt MegaCore RENEWAL RoHS:否 制造商:Atollic Inc. 产品:Compilers/Debuggers 用于:ARM7, ARM9, Cortex-A, Cortex-M, Cortex-R Processors |
| IPR-TRIETHERNETF | 功能描述:开发软件 3x Spd Ethernet MAC MegaCore RENEWAL RoHS:否 制造商:Atollic Inc. 产品:Compilers/Debuggers 用于:ARM7, ARM9, Cortex-A, Cortex-M, Cortex-R Processors |
| IP-R-UNIV-CORE | 制造商:Brady Corporation 功能描述:UNIVERSAL RIBBON CORE; For Use With:Bradys IP Printer ;RoHS Compliant: NA |
发布紧急采购，3分钟左右您将得到回复。