参数资料
型号: IPR-SLITE2
厂商: Altera
文件页数: 98/110页
文件大小: 0K
描述: IP SERIALLITE II RENEW
标准包装: 1
系列: *
类型: MegaCore
功能: SerialLite II 协议
许可证: 续用许可证
5–12
AMON
Chapter 5: Testbench
Testbench Components Description
A value of one causes the model to generate data intended for a priority port, so that
Atlantic dav signal is ignored for all but the first transfer of a packet. A value of zero
causes the model to generate data intended for a data port, so dav is always obeyed.
defparam agen_dat_dut.PRIORITY=0;
defparam agen_pri_dut.PRIORITY=1;
– PORT_NAME
A string used to distinguish between verbose messages coming from multiple
instances of AGEN.
defparam agen_dat_dut.PORT_NAME = "AGEN_DAT_DUT";
defparam agen_pri_sis.PORT_NAME = "AGEN_PRI_SIS";
VHDL
The VHDL version of the AGEN module generates Atlantic data for the SerialLite II
demonstration testbench ( agen_dat_dut , agen_dat_sis ). The data generated is based
on an incrementing pattern.
The first element (at SOP) contains a decoded packet size for the packet. Once the
packet is transmitted, the packet size count increases by one for the next packet so that
successively larger packets are sent.
The AGEN generator sends packets until the internal packet count reaches the value
of the packets_to_end input integer. Inner packet gaps can be optionally enabled by
driving the ipg input to the module with a one. Doing so changes the behavior of the
Atlantic write enable so that it is controlled by the output of a pseudo random
generator. Verbose mode for the utility can be enabled by setting the verbose integer
in the generic map to one.
This testbench includes separate versions of the AMON module for Verilog HDL and
VHDL.
Verilog HDL
This Verilog HDL version of the AMON module monitors the Atlantic data received
(instances: amon_dat_dut , amon_pri_dut , amon_dat_sis , amon_pri_sis , and so on).
The data pattern received must be based on a LFSR that has produced a predictable
but non-incrementing pattern.
The AMON monitor does the following basic checks:
SerialLite II MegaCore Function
User Guide
Data checking: checks that the received data follows the LFSR pattern
id checking: checks that the packet identifier (first byte of each packet) is an
incrementing number.
Number of packets checking: checks that the expected number of regular data or
high priority packets have been received. The expected number of packets is set
via tasks.
January 2014 Altera Corporation
相关PDF资料
PDF描述
EBM28DRMN-S288 CONN EDGECARD 56POS .156 EXTEND
RSM08DTKI-S288 CONN EDGECARD 16POS .156 EXTEND
ECM06DTMD-S273 CONN EDGECARD 12POS R/A .156 SLD
ECM06DTMN-S273 CONN EDGECARD 12POS R/A .156 SLD
RBM12DCCI-S189 CONN EDGECARD 24POS R/A .156 SLD
相关代理商/技术参数
参数描述
IPR-SRAM/QDRII 功能描述:开发软件 QDRII SRAM Control MegaCore RENEWAL RoHS:否 制造商:Atollic Inc. 产品:Compilers/Debuggers 用于:ARM7, ARM9, Cortex-A, Cortex-M, Cortex-R Processors
IPR-SSIP 功能描述:开发软件 Crypto Bundle BU Solution RoHS:否 制造商:Atollic Inc. 产品:Compilers/Debuggers 用于:ARM7, ARM9, Cortex-A, Cortex-M, Cortex-R Processors
IPR-TRIETHERNET 功能描述:开发软件 Triple Speed Ethernt MegaCore RENEWAL RoHS:否 制造商:Atollic Inc. 产品:Compilers/Debuggers 用于:ARM7, ARM9, Cortex-A, Cortex-M, Cortex-R Processors
IPR-TRIETHERNETF 功能描述:开发软件 3x Spd Ethernet MAC MegaCore RENEWAL RoHS:否 制造商:Atollic Inc. 产品:Compilers/Debuggers 用于:ARM7, ARM9, Cortex-A, Cortex-M, Cortex-R Processors
IP-R-UNIV-CORE 制造商:Brady Corporation 功能描述:UNIVERSAL RIBBON CORE; For Use With:Bradys IP Printer ;RoHS Compliant: NA