- 您现在的位置：买卖IC网 > PDF目录16076 > IPR-SLITE2 (Altera)IP SERIALLITE II RENEW PDF资料下载
参数资料
| 型号： | IPR-SLITE2 |
| 厂商： | Altera |
| 文件页数： | 31/110页 |
| 文件大小： | 0K |
| 描述： | IP SERIALLITE II RENEW |
| 标准包装： | 1 |
| 系列： | * |
| 类型： | MegaCore |
| 功能： | SerialLite II 协议 |
| 许可证： | 续用许可证 |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页当前第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页第63页第64页第65页第66页第67页第68页第69页第70页第71页第72页第73页第74页第75页第76页第77页第78页第79页第80页第81页第82页第83页第84页第85页第86页第87页第88页第89页第90页第91页第92页第93页第94页第95页第96页第97页第98页第99页第100页第101页第102页第103页第104页第105页第106页第107页第108页第109页第110页
3–8
Chapter 3: Parameter Settings
Physical Layer Configuration
2. Wait for the rx_freqlocked signal ( stat_rr_freqlock ) to be asserted, which
happens when the ALTGX megafunction locks onto the serial stream; 5 ms or less
is normal.
3. The Rx digital reset needs to complete; this reset normally takes one million
internal tx_coreclock cycles after rx_freqlocked is asserted. The
stat_tc_rst_done signal is asserted to indicate that the reset sequence has been
completed.
1
The normal time values are much shorter in simulation (For example, using
the IP Functional Simulation Model), but not in gate-level simulation. Gate-
level simulation uses the hardware equivalent times.
As you have full visibility of the above signals (via the SignalTap ? II logic analyzer
and the port list), you should characterize the timing of these signals to set up the size
of your ctrl_tc_force_train counter. The MegaCore function also has a reset done
status signal ( stat_tc_rst_done ) that can be useful for measurements. The following
MegaCore function status output signals correspond to each step above:
■
■
■
stat_tc_pll_locked
stat_rr_freqlock
stat_tc_rst_done (to see when rx_digitalreset has been negated).
After the reset controller completes, the MegaCore function waits for the transceiver
byte aligner to detect and align the control (k28.5) character in the training sequence.
Once the transceiver detects this character, the count starts at every k28.5 that is
received (basically, counting every training sequence). Once 64 error-free training
sequences have been received, the MegaCore function reports linkup. Any errors (for
example, disparity or 8B/10B errors) that are received reset the count, and the
MegaCore function continues to wait until 64 error-free training patterns are received.
1
The self-synchronizing LSM also locks onto the clock compensation sequence. As
turning on the Clock Compensation option allows the receiver to automatically
relock if the link goes down, the transmitter is not required to assert
ctrl_tc_force_train to retrain the link (which may be impossible in a unidirectional
link because the transmitter does not necessarily detect that the receiver has lost the
link).
Number of Lanes
Because each lane operates at the bit rate, you can increase the bandwidth by adding
lanes. Adding lanes—up to a maximum of 16—is a simple way to scale the link
during system design. If adding a lane provides more bandwidth than needed, you
can reduce the system clock rate, thereby mitigating possible high-speed design issues
and making it easier to meet performance.
SerialLite II MegaCore Function
User Guide
January 2014 Altera Corporation
相关PDF资料 |
PDF描述 |
|---|---|
| EBM28DRMN-S288 | CONN EDGECARD 56POS .156 EXTEND |
| RSM08DTKI-S288 | CONN EDGECARD 16POS .156 EXTEND |
| ECM06DTMD-S273 | CONN EDGECARD 12POS R/A .156 SLD |
| ECM06DTMN-S273 | CONN EDGECARD 12POS R/A .156 SLD |
| RBM12DCCI-S189 | CONN EDGECARD 24POS R/A .156 SLD |
相关代理商/技术参数 |
参数描述 |
|---|---|
| IPR-SRAM/QDRII | 功能描述:开发软件 QDRII SRAM Control MegaCore RENEWAL RoHS:否 制造商:Atollic Inc. 产品:Compilers/Debuggers 用于:ARM7, ARM9, Cortex-A, Cortex-M, Cortex-R Processors |
| IPR-SSIP | 功能描述:开发软件 Crypto Bundle BU Solution RoHS:否 制造商:Atollic Inc. 产品:Compilers/Debuggers 用于:ARM7, ARM9, Cortex-A, Cortex-M, Cortex-R Processors |
| IPR-TRIETHERNET | 功能描述:开发软件 Triple Speed Ethernt MegaCore RENEWAL RoHS:否 制造商:Atollic Inc. 产品:Compilers/Debuggers 用于:ARM7, ARM9, Cortex-A, Cortex-M, Cortex-R Processors |
| IPR-TRIETHERNETF | 功能描述:开发软件 3x Spd Ethernet MAC MegaCore RENEWAL RoHS:否 制造商:Atollic Inc. 产品:Compilers/Debuggers 用于:ARM7, ARM9, Cortex-A, Cortex-M, Cortex-R Processors |
| IP-R-UNIV-CORE | 制造商:Brady Corporation 功能描述:UNIVERSAL RIBBON CORE; For Use With:Bradys IP Printer ;RoHS Compliant: NA |
发布紧急采购，3分钟左右您将得到回复。