参数资料
型号: IPR-SLITE2
厂商: Altera
文件页数: 33/110页
文件大小: 0K
描述: IP SERIALLITE II RENEW
标准包装: 1
系列: *
类型: MegaCore
功能: SerialLite II 协议
许可证: 续用许可证
3–10
Chapter 3: Parameter Settings
Physical Layer Configuration
Figure 3–9. Streaming Broadcast Mode Block Diagram
Master FPGA
Slave FPGA N
Broadcastmessage
TX Tsvr 1
Shared TX
PHY
TX Tsvr 2
TX Tsvr N
Broadcastmessage
Broadcastmessage
Atlantic
Interface
RX PHY 1
RX PHY 2
RX PHY N
RX Tsvr 1
RX Tsvr 2
RX Tsvr N
CDR
SERDES
PHY
Layer
Atlantic
Interface
N-ret u rn
lanes
Clock Compensation
The clock compensation value determines when the clock compensation sequence is
inserted into, or deleted from, the high-speed serial data stream to compensate for
ppm frequency differences between different clock crystals when the Clock
Compensation option is enabled.
The frequency offset removal ( foffre ) block includes a FIFO buffer overflow status
output signal: err_rr_foffre_oflw. If this signal toggles, you may need to adjust the
ppm setting.
1
The Clock Compensation option is disabled if the value chosen for the Reference
Clock Frequency option does not equal data rate/ (transfer size* 10), and the
Receiver Only port type option is turned on.
Lane Polarity and Order Reversal
The SerialLite II protocol optionally allows the link to recover from some connection
problems. Lane polarity and lane order are reversed automatically.
Lane Polarity
Each lane consists of a differential pair of signals. It is possible for the positive and
negative sides of this pair to be reversed because of a layout error or because it
simplifies layout. The SerialLite II logic can compensate for such a reversed lane on
the receive side. This reversal occurs during link initialization and remains in place for
as long as the link is active.
For training sequence one, the TID field normally read as /T1/ (D10.2) is read as
/!T1/ (D21.5) when the lane polarity is inverted. Likewise for training sequence two,
the TID field normally read as /T2/ (D5.2) is read as /!T2/ (D26.5) when the lane
polarity is inverted. In these training sequences, the /COM/ character is followed by
seven valid data characters. The last character of the sequence is used to determine
the parity. If any of the parity identifiers in any lane is either /!T1/ (D21.5) or /!T2/
(D26.5), the receiver for that lane inverts the polarity.
SerialLite II MegaCore Function
User Guide
January 2014 Altera Corporation
相关PDF资料
PDF描述
EBM28DRMN-S288 CONN EDGECARD 56POS .156 EXTEND
RSM08DTKI-S288 CONN EDGECARD 16POS .156 EXTEND
ECM06DTMD-S273 CONN EDGECARD 12POS R/A .156 SLD
ECM06DTMN-S273 CONN EDGECARD 12POS R/A .156 SLD
RBM12DCCI-S189 CONN EDGECARD 24POS R/A .156 SLD
相关代理商/技术参数
参数描述
IPR-SRAM/QDRII 功能描述:开发软件 QDRII SRAM Control MegaCore RENEWAL RoHS:否 制造商:Atollic Inc. 产品:Compilers/Debuggers 用于:ARM7, ARM9, Cortex-A, Cortex-M, Cortex-R Processors
IPR-SSIP 功能描述:开发软件 Crypto Bundle BU Solution RoHS:否 制造商:Atollic Inc. 产品:Compilers/Debuggers 用于:ARM7, ARM9, Cortex-A, Cortex-M, Cortex-R Processors
IPR-TRIETHERNET 功能描述:开发软件 Triple Speed Ethernt MegaCore RENEWAL RoHS:否 制造商:Atollic Inc. 产品:Compilers/Debuggers 用于:ARM7, ARM9, Cortex-A, Cortex-M, Cortex-R Processors
IPR-TRIETHERNETF 功能描述:开发软件 3x Spd Ethernet MAC MegaCore RENEWAL RoHS:否 制造商:Atollic Inc. 产品:Compilers/Debuggers 用于:ARM7, ARM9, Cortex-A, Cortex-M, Cortex-R Processors
IP-R-UNIV-CORE 制造商:Brady Corporation 功能描述:UNIVERSAL RIBBON CORE; For Use With:Bradys IP Printer ;RoHS Compliant: NA