![](http://datasheet.mmic.net.cn/120000/S1C17564F00E10C_datasheet_3574343/S1C17564F00E10C_91.png)
9 16-BIT TIMERS (T16)
9-6
Seiko Epson Corporation
S1C17554/564 TECHNICAL MANUAL
D[3:0]
DF[3:0]: Count Clock Division Ratio Select Bits
Selects a PCLK division ratio to generate the count clock.
9.2 PCLK Division Ratio Selection
Table 9.
DF[3:0]
Division ratio
DF[3:0]
Division ratio
0xf
Reserved
0x7
1/128
0xe
1/16384
0x6
1/64
0xd
1/8192
0x5
1/32
0xc
1/4096
0x4
1/16
0xb
1/2048
0x3
1/8
0xa
1/1024
0x2
1/4
0x9
1/512
0x1
1/2
0x8
1/256
0x0
1/1
(Default: 0x0)
Note: Make sure the counter is halted before setting the count clock.
T16 Ch.x Reload Data Registers (T16_TRx)
Register name Address
Bit
Name
Function
Setting
Init. R/W
Remarks
T16 Ch.x
Reload Data
Register
(T16_TRx)
0x4222
0x4242
0x4262
(16 bits)
D15–0 TR[15:0]
Reload data
TR15 = MSB
TR0 = LSB
0x0 to 0xffff
0x0 R/W
D[15:0]
TR[15:0]: Reload Data Bits
Sets the counter initial value. (Default: 0x0)
The reload data set in this register is preset to the counter when the timer is reset or the counter under-
flows. If the timer is started after resetting, it counts down from the reload value (initial value). This
means that the reload value and the input clock frequency determine the time elapsed from the point at
which the timer starts until the underflow occurs (or between underflows). The time determined is used
to obtain the desired wait time, the intervals between periodic interrupts or A/D conversion trigger, and
the programmable serial interface transfer clock.
T16 Ch.x Counter Data Registers (T16_TCx)
Register name Address
Bit
Name
Function
Setting
Init. R/W
Remarks
T16 Ch.x
Counter Data
Register
(T16_TCx)
0x4224
0x4244
0x4264
(16 bits)
D15–0 TC[15:0]
Counter data
TC15 = MSB
TC0 = LSB
0x0 to 0xffff
0xffff
R
D[15:0]
TC[15:0]: Counter Data Bits
The counter data can be read out. (Default: 0xffff)
This register is read-only and cannot be written to.
T16 Ch.x Control Registers (T16_CTLx)
Register name Address
Bit
Name
Function
Setting
Init. R/W
Remarks
T16 Ch.x
Control Register
(T16_CTLx)
0x4226
0x4246
0x4266
(16 bits)
D15–5 –
reserved
–
Do not write 1.
D4
TRMD
Count mode select
1 One shot
0 Repeat
0
R/W
D3–2 –
reserved
–
0 when being read.
D1
PRESER
Timer reset
1 Reset
0 Ignored
0
W
D0
PRUN
Timer run/stop control
1 Run
0 Stop
0
R/W
D[15:5]
Reserved (Do not write 1.)
D4
TRMD: Count Mode Select Bit
Selects the count mode.
1 (R/W): One-shot mode
0 (R/W): Repeat mode (default)