![](http://datasheet.mmic.net.cn/120000/S1C17564F00E10C_datasheet_3574343/S1C17564F00E10C_105.png)
11 16-BIT PWM TIMERS (T16A)
11-4
Seiko Epson Corporation
S1C17554/564 TECHNICAL MANUAL
Internal clock division ratio selection
When an internal clock (IOSC, OSC3, or OSC1) is selected, use CLKDIV[3:0]/T16A_CLKx register to select
the division ratio.
3.3 Internal Clock Division Ratio Selection
Table 11.
CLKDIV[3:0]
Division ratio
Clock source = IOSC or OSC3
Clock source = OSC1
0xf
Reserved
0xe
1/16384
Reserved
0xd
1/8192
Reserved
0xc
1/4096
Reserved
0xb
1/2048
Reserved
0xa
1/1024
Reserved
0x9
1/512
Reserved
0x8
1/256
0x7
1/128
0x6
1/64
0x5
1/32
0x4
1/16
0x3
1/8
0x2
1/4
0x1
1/2
0x0
1/1
(Default: 0x0)
Clock enable
Clock supply to the counter is controlled using CLKEN/T16A_CLKx register. The CLKEN default setting is
0, which disables the clock supply. Setting CLKEN to 1 sends the clock generated as above to the counter. If
T16A is not required, disable the clock supply to reduce current consumption.
Multi-comparator/capture mode
The T16A module allows a counter channel to be connected to multiple comparator/capture channels (multi-
comparator/capture mode). In this case, all channels must be clocked with the Ch.0 clock. Use MULTIMD/
T16A_CLK0 register to supply the Ch.0 clock to all channels. When using T16A in multi-comparator/capture
mode, set MULTIMD to 1. When connecting the counter and comparator/capture block in the same channel
(normal channel mode), set MULTIMD to 0 (default).
Note: Make sure the T16A count is stopped before setting the count clock.
T16A Operating Modes
11.4
The T16A module provides some operating modes to support various usages. This section describes the functions
of each operating mode and how to enter the mode.
Comparator Mode and Capture Mode
11.4.1
The T16A_CCAx and T16A_CCBx registers that are embedded in the comparator/capture block can be set to com-
parator mode or capture mode, individually. The T16A_CCAx register mode is selected using CCAMD/T16A_
CCCTLx register and the T16A_CCBx register mode is selected using CCBMD/T16A_CCCTLx register.
Comparator mode (CCAMD/CCBMD = 0, default)
The comparator mode compares the counter value and the comparison value set via software. It generates an
interrupt and toggles the timer output signal level when the values are matched. The T16A_CCAx and T16A_
CCBx registers function as the compare A and compare B registers that are used for loading compare values in
this mode.