Figure 24: tAON and tAOF Definitions
CK
CK#
tAON
VSSQ
DQ, DM
DQS, DQS#
TDQS, TDQS#
Begin point: Rising edge of CK - CK#
defined by the end point of ODTL on
VSW1
End point: Extrapolated point at VSSQ
TSW1
TSW2
CK
CK#
VDDQ/2
tAOF
Begin point: Rising edge of CK - CK#
defined by the end point of ODTL off
End point: Extrapolated point at VRTT,nom
VRTT,nom
VSSQ
tAON
tAOF
VSW2
VSW1
TSW1
Figure 25: tAONPD and tAOFPD Definitions
CK
CK#
tAONPD
VSSQ
DQ, DM
DQS, DQS#
TDQS, TDQS#
Begin point: Rising edge of CK - CK#
with ODT first registered high
VSW1
End point: Extrapolated point at VSSQ
TSW2
CK
CK#
VDDQ/2
tAOFPD
Begin point: Rising edge of CK - CK#
with ODT first registered low
End point: Extrapolated point at VRTT,nom
VRTT,nom
VSSQ
tAONPD
tAOFPD
TSW1
TSW2
TSW1
VSW2
VSW1
2Gb: x4, x8, x16 DDR3 SDRAM
ODT Characteristics
PDF: 09005aef826aaadc
2Gb_DDR3_SDRAM.pdf – Rev. K 04/10 EN
61
Micron Technology, Inc. reserves the right to change products or specifications without notice.
2006 Micron Technology, Inc. All rights reserved.