Figure 99: Power-Down Entry After READ or READ with Auto Precharge (RDAP)
T0
T1
Ta0
Ta1
Ta2
Ta3
Ta4
Ta5
Ta6
Ta7
Ta8
Ta9
Don’t Care
Transitioning Data
Ta10
Ta11
Ta12
NOP
Valid
READ/
RDAP
NOP
CK
CK#
Command
DQ BL8
DQ BC4
DQS, DQS#
Address
CKE
tCPDED
tIS
tPD
Power-down or
self refresh entry
Indicates A Break In
Time Scale
tRDPDEN
DI
n + 3
DI
n + 1
DI
n + 2
DI
n
RL = AL + CL
DI
n + 3
DI
n + 2
DI
n + 1
DI
n
DI
n + 6
DI
n + 7
DI
n+ 5
DI
n + 4
Figure 100: Power-Down Entry After WRITE
T0
T1
Ta0
Ta1
Ta2
Ta3
Ta4
Ta5
Ta6
Ta7
Tb0
Tb1
Tb2
Tb3
Tb4
NOP
WRITE
Valid
NOP
CK
CK#
Command
DQ BL8
DQ BC4
DQS, DQS#
Address
CKE
tCPDED
Power-down or
self refresh entry1
Don’t Care
Transitioning Data
tWRPDEN
DI
n + 3
DI
n + 1
DI
n + 2
DI
n
tPD
Indicates A Break in
Time Scale
DI
n + 3
DI
n + 2
DI
n + 1
DI
n
DI
n + 6
DI
n + 7
DI
n + 5
DI
n + 4
tIS
WL = AL + CWL
tWR
Note: 1. CKE can go LOW 2tCK earlier if BC4MRS.
2Gb: x4, x8, x16 DDR3 SDRAM
Power-Down Mode
PDF: 09005aef826aaadc
2Gb_DDR3_SDRAM.pdf – Rev. K 04/10 EN
183
Micron Technology, Inc. reserves the right to change products or specifications without notice.
2006 Micron Technology, Inc. All rights reserved.