![](http://datasheet.mmic.net.cn/200000/MT41J128M16HA-107-D_datasheet_15084792/MT41J128M16HA-107-D_75.png)
Table 53: DDR3-1333 Speed Bins
DDR3-1333 Speed Bin
Units
Notes
CL-tRCD-tRP
9-9-9
10-10-10
Parameter
Symbol
Min
Max
Min
Max
ACTIVATE to internal READ or WRITE
delay time
tRCD
13.5
–
15
–
ns
PRECHARGE command period
tRP
13.5
–
15
–
ns
ACTIVATE-to-ACTIVATE or REFRESH
command period
tRC
49.5
–
51
–
ns
ACTIVATE-to-PRECHARGE command
period
tRAS
36
9 x tREFI
36
9 x tREFI
ns
CL = 5
CWL = 5
tCK (AVG)
3.0
3.3
3.0
3.3
ns
CWL = 6, 7
tCK (AVG)
Reserved
ns
CL = 6
CWL = 5
tCK (AVG)
2.5
3.3
2.5
3.3
ns
CWL = 6
tCK (AVG)
Reserved
ns
CWL = 7
tCK (AVG)
Reserved
ns
CL = 7
CWL = 5
tCK (AVG)
Reserved
ns
CWL = 6
tCK (AVG)
1.875
<2.5
Reserved
ns
CWL = 7
tCK (AVG)
Reserved
ns
CL = 8
CWL = 5
tCK (AVG)
Reserved
ns
CWL = 6
tCK (AVG)
1.875
<2.5
1.875
<2.5
ns
CWL = 7
tCK (AVG)
Reserved
ns
CL = 9
CWL = 5, 6
tCK (AVG)
Reserved
ns
CWL = 7
tCK (AVG)
1.5
<1.875
Reserved
ns
CL = 10
CWL = 5, 6
tCK (AVG)
Reserved
ns
CWL = 7
tCK (AVG)
1.5
<1.875
1.5
<1.875
ns
Supported CL settings
5, 6, 7, 8, 9, 10
5, 6, 8, 10
CK
Supported CWL settings
5, 6, 7
CK
Notes: 1. The -15E speed grade is backward compatible with 1066, CL = 7 (-187E).
2. The -15 speed grade is backward compatible with 1066, CL = 8 (-187).
3. tREFI depends on TOPER.
4. The CL and CWL settings result in tCK requirements. When making a selection of tCK,
both CL and CWL requirement settings need to be fulfilled.
5. Reserved settings are not allowed.
2Gb: x4, x8, x16 DDR3 SDRAM
Speed Bin Tables
PDF: 09005aef826aaadc
2Gb_DDR3_SDRAM.pdf – Rev. K 04/10 EN
75
Micron Technology, Inc. reserves the right to change products or specifications without notice.
2006 Micron Technology, Inc. All rights reserved.